

SDS TECHNICAL INFORMATION

Theory of Operation

COMPUTER
Model 910

SDS 900004D

\$9.00

Theory of Operation

COMPUTER Model 910

SDS 900004D

May 1966

This publication supersedes
SDS 900004C dated August 1964

SDS

SCIENTIFIC DATA SYSTEMS • 1649 Seventeenth Street • Santa Monica, Calif. • (213) 871-0960

© 1964, 1966, Scientific Data Systems, Inc.

LIST OF EFFECTIVE PAGES

Total number of pages is 288, as follows:

Page No.	Issue	Page No.	Issue
Title	Original		
A	Original		
1. iii thru 1. xvi	Original		
Section I Title	Original		
1. 0 thru 1. 140	Original		
Section II Title	Original		
2. 0 thru 2. 62	Original		
Section III Title	Original		
3. 0 thru 3. 28	Original		
Section IV Title	Original		
4. 0 thru 4. 32	Original		

PREFACE

The SDS 900 Series Computers are solid state, general purpose, digital machines which use a parallel, random access, coincident current, magnetic core memory and serial arithmetic operation.

These computers are completely modular, contain all silicon components, and have positive true logic. Internal operations are binary and two's complement arithmetic is used.

This manual is presented in four sections. These cover Computer Logic, W Buffer and Input/Output Operations, Magnetic Core Memory, and BCD Typewriter and Tape Punch. Each section has its own lists of Contents and Illustrations which define the referenced pages.

TABLE OF CONTENTS

Section	Page
PREFACE	1. iii
CONTENTS	1. v
I COMPUTER LOGIC	
INTRODUCTION	1. 1
BASIC COMPUTER STRUCTURE AND OPERATION	1. 3
INSTRUCTION AND WORD FORMAT	1. 7
Instruction Format	1. 7
Data Word Format	1. 8
Two's Complement Arithmetic	1. 8
PULSE COUNTER	1. 15
Pulse Decoding	1. 16
PHASE CONTROL	1. 17
Phases	1. 17
Phase Counter	1. 18
Single-Cycle Instructions	1. 20
Two-Cycle Instructions	1. 20
Three-Cycle Conditional Skip Instructions	1. 21
Two-Cycle Conditional Skip Instructions	1. 21
Three-Cycle Memory Increment and Decrement Instructions	1. 22
N-Cycle Shift Instructions	1. 23

Contents

TABLE OF CONTENTS (Cont.)

Section	Page
Three-Cycle Plus N Output Instructions	1. 23
Four-Cycle Plus N Input Instructions	1. 24
Three-Cycle Store Instructions	1. 24
One-Cycle Unconditional Branch Instructions	1. 25
Program Operator Instructions	1. 25
REGISTERS	1. 27
P Register	1. 27
S Register	1. 28
M Register	1. 29
C Register	1. 32
O Register	1. 33
A Register	1. 34
B Register	1. 35
X Register	1. 35
Word Assembly Register (WAR)	1. 36
MEMORY CONTROL	1. 39
ADDER	1. 43
INSTRUCTION OPERATORS	1. 45
Index Operation	1. 45
Indirect Address Operation	1. 46

TABLE OF CONTENTS (Cont.)

Section	Page
Program Operator	1. 46
MANUAL AND TIMING CONTROL	1. 51
Interrupt	1. 51
Time-Share (Memory Interlace)	1. 58
Control Switch	1. 61
Register Switch	1. 65
Manual Control Switches	1. 67
Start and Fill Switches	1. 69
INSTRUCTIONS	1. 73
Skip and Branch Instructions	1. 73
Memory Decrement Instruction	1. 79
Memory Increment Instruction	1. 80
Store Instructions	1. 80
Load Instructions	1. 81
Input Instructions	1. 82
Output Instructions	1. 84
Control Instructions	1. 85
Logical Instructions	1. 86
Register Change Instructions	1. 87
Shift Instructions	1. 88

Contents

TABLE OF CONTENTS (Cont.)

Arithmetic Instructions	1.92
MEMORY PARITY	1.99
Memory Parity Generation	1.99
Memory Parity Checking	1.99
IMPLEMENTATION	1.101
Gates	1.101
Inverters, Buffer Amplifiers, and Flip-Flops	1.104
DICTIONARY OF COMPUTER LOGIC TERMS	1.109
CONDENSED COMPUTER LOGIC EQUATIONS	1.115
A Register	1.115
B Register	1.116
C Register	1.117
O Register	1.127
Pin, Pot	1.130
S Register	1.132
Scope Signals	1.135
SKS	1.137
X Register	1.139
II W BUFFER AND INPUT/OUTPUT OPERATIONS	
INTRODUCTION	2.1
GENERAL OPERATION	2.3

TABLE OF CONTENTS (Cont.)

Section	Page
Input Process ($\overline{W9}$)	2.6
Output Process (W9)	2.17
Scan ($\overline{W9}$ W10 W11)	2.28
Erase (W9 W10 W11)	2.29
Fill	2.31
Time-Share Interlace	2.32
Photo-Reader 1	2.38
DICTIONARY OF BUFFER LOGIC TERMS	2.41
W BUFFER AND INPUT/OUTPUT EQUATIONS	2.45
Unit Address Register	2.45
Input/Output	2.45
Character Counter	2.45
Clock Counter	2.46
Computer Interlock	2.46
Interrupt Signals	2.46
Time-Share Calling Signal	2.46
Halt Detector	2.47
Error Detector	2.47
Single Character Register	2.47
Load W from C	2.48

Contents

TABLE OF CONTENTS (Cont.)

Section	Page
Clock Signal	2. 48
Word Assembly Register	2. 49
Clear and Set Signals	2. 49
Halt Interlock	2. 49
Magnetic Tape Control Signals	2. 49
INTERLACE LOGIC	2. 50
PHOTO READER 1	2. 52
Enable Signal	2. 52
Pinch Roller and Lamp Drivers	2. 52
Reader Signals	2. 52
Brake Driver	2. 52
Y BUFFER OPERATIONS	2. 53
Y BUFFER EQUATIONS	2. 55
Unit Address Register	2. 55
Input/Output	2. 55
Character Counter	2. 55
Clock Counter	2. 56
Computer Interlock	2. 56
Interrupt Signals	2. 56
Time-Share Calling Signal	2. 56

TABLE OF CONTENTS (Cont.)

Section	Page
Halt Detector	2.57
Error Detector	2.57
Single Character Register	2.57
Load Y from C	2.58
Clock Signal	2.58
Word Assembly Register	2.59
Clear and Set Signals	2.59
Halt Interlock	2.59
Magnetic Tape Control Signals	2.59
Y BUFFER EXTENSION	2.60
III MAGNETIC CORE MEMORY	
INTRODUCTION	3.1
MAGNETIC CORE STORAGE THEORY	3.5
BASIC OPERATION	3.9
Addressing	3.9
Read Cycle	3.13
Write Cycle	3.16
MEMORY EXPANSION	3.19
MODULE OPERATION	3.21
Decoder	3.21

Contents

TABLE OF CONTENTS (Cont.)

Section	Page
Selector Control	3. 21
XY Selector	3. 21
Current Regulator	3. 24
Voltage Regulator	3. 24
Z Driver	3. 24
Sense Amplifier	3. 24
Discriminator	3. 28
IV BCD TYPEWRITER AND TAPE PUNCH	
INTRODUCTION	4. 1
BCD TYPEWRITER	4. 3
Functional Description	4. 3
TYPEWRITER CODES	4. 4
Theory of Operation - Input	4. 5
Theory of Operation - Output	4. 7
Adjustments	4. 10
DICTIONARY OF BCD TYPEWRITER LOGIC TERMS	4. 15
BCD TYPEWRITER LOGIC EQUATIONS	4. 17
TAPE PUNCH	4. 19
Functional Description	4. 19
Theory of Operation	4. 19

TABLE OF CONTENTS (Cont.)

Section	Page
Circuit Considerations	4. 24
Adjustments	4. 24
DICTIONARY OF TAPE PUNCH LOGIC TERMS	4. 29
TAPE PUNCH LOGIC EQUATIONS	4. 30

LIST OF ILLUSTRATIONS

Figure	Title	Page
1	Basic Computer Structure Information Flow	1. 4
2	Instruction List	1. 10
3	Instruction Decoding	1. 13
4	Pulse Sequence	1. 14
5	Phase Sequence Chart	1. 19
6	Accessing an Instruction	1. 31
7	Computer Memory Cycle	1. 40
8	Program Operator	1. 49
9	Priority Interrupt System	1. 52
10	Interrupt Timing A	1. 54
11	Interrupt Timing B	1. 55
12	Interrupt Timing C	1. 56

Illustrations

LIST OF ILLUSTRATIONS (Cont.)

Section	Title	Page
13	Interrupt Timing D	1.57
14	Interlace Timing (Time-Share)	1.60
15	Control Switch	1.63
16	Control Panel	1.64
17	Timing: Instruction 41 (BRX)	1.76
18	Timing: Instruction 30, 32	1.83
19	W Buffer Information Flow	2.5
20	Input Timing Chart	2.7
21	Input Signal Characteristics	2.9
22	Information Flow Diagram Phototape	2.10
23	Termination Timing A Phototape Input	2.12
24	Termination Timing B Phototape Input	2.13
25	Information Flow Diagram Magnetic Tape	2.14
26	Input Timing Magnetic Tape	2.15
27	Input Termination Timing Magnetic Tape	2.16
28	Flow Diagram Output Process	2.18
29	Output Timing Chart 1	2.20
30	Output Timing Chart 2	2.21
31	Output Termination Timing (Except Magnetic Tape)	2.22
32	Output Termination Timing Magnetic Tape	2.23

LIST OF ILLUSTRATIONS (Cont.)

Section	Title	Page
33	Output Timing Chart Punch	2. 24
34	Output Timing Chart Magnetic Tape	2. 26
35	Forward Scan Timing Magnetic Tape	2. 27
36	Reverse Scan Timing Magnetic Tape	2. 30
37	Information Flow Interlace Operation	2. 33
38	Loading the Interlace Register	2. 35
39	Input/Output Timing Time-Share	2. 36
40	Input Termination Timing Time-Share	2. 37
41	Block Diagram Magnetic Core Memory	3. 2
42	Hysteresis Loop	3. 5
43	Memory Block Diagram	3. 11
44	Operation of Address 3037	3. 12
45	Computer Memory Cycle	3. 14
46	Memory Digit Plane Diagram	3. 15
47	Block Diagram - Memory Expansion	3. 20
48	Decoder and Selector Control Logic	3. 22
49	X-Y Selector	3. 23
50	Voltage Regulator and Current Regulator	3. 25
51	Z-Driver	3. 26
52	Sense Amplifier and Discriminator Logic	3. 27

Illustrations

LIST OF ILLUSTRATIONS (Cont.)

Section	Title	Page
53	Typewriter Inputs	4. 12
54	Typewriter Output Cycle-Lower Case Characters	4. 13
55	Typewriter Outputs-Lower Case Character-Upper Case Character - Lower Case Character	4. 14
56	Manually Controlled Paper Feed	4. 20
57	Punching Data with Leader	4. 26
58	Punching Data with No Leader and Toggle Switch in "Auto"	4. 27
59	Punching Data with No Leader and Toggle Switch in "Run"	4. 28

SECTION I
COMPUTER LOGIC

INTRODUCTION


The Computer Logic Section describes the logical operation of the computer in detail. It is primarily intended for engineering, checkout, training and maintenance use. Descriptions are presented with the assumption that the reader has a working knowledge of Boolean algebra and basic digital operations.

For proper use of this publication, the reader should be familiar with the SDS Reference Manual for this computer.

BASIC COMPUTER STRUCTURE AND OPERATION

NOTE: The description below includes only the most common conditions. Further details and qualifications are given later in this section.

The computer uses a 24-bit, single-address instruction:



The instruction code occupies the six bit positions 3 through 8 and determines the operation which will be executed. For example, the binary configuration 101100 represents an octal "54", which is the designation for a subtraction instruction. The address field occupies the 14 bit positions, 10 through 23. In general, the address field represents the address of the operand. For example, it may represent the address of the number which is to be subtracted from the A register (accumulator) upon execution of a subtraction instruction.

The computer has nine registers, as represented in Figure 1. The P register (program counter) holds the 14-bit address of the next instruction to be executed. This 14-bit flip-flop register is incremented by one before reading a new instruction since the instructions are generally read in numerical sequence, i. e.,

10046
10047
10050
10051

The address held in the P register is transferred in parallel to the 14-bit S flip-flop register (memory address) where it sets up the address lines in the core memory for access to the word position addressed. The contents of the desired word are then transferred in parallel to the 24-bit M register from memory. During memory accessing or storing the S register will always hold the desired address and the M register will contain the operand or accept it from memory.

The instruction in the M register, after being received from memory, is transferred in parallel to the 24-bit C register where its fields are distributed as follows: The 6-bit instruction code field is transferred in parallel to the 6-bit flip-flop "O" (instruction code) register where it will be used to control execution of the instruction.




FIGURE 1
 BASIC COMPUTER STRUCTURE
 INFORMATION FLOW

Depending upon the instruction to be executed, the address field containing the memory address of the desired operand is transferred in parallel to the S register. For example, the M register accepts the operand from memory and transfers it in parallel to the C register. At this point the code of the operation to be performed is held in the O register and the operand, upon which the operation is to be performed, is held in the C register.

During the execution of the instruction the operand is serially shifted out of the C register and into the Word Assembly register (WAR), Adder, A register, B register, or X register.

During the execution of "Store" instructions the operand address of the instruction is transferred to the S register to set up the Store address. The data to be stored is then shifted into the C register from its present location, and the information is transferred in parallel to the M register which stores it in memory.

To communicate with external devices such as a photo-reader, magnetic tape unit, punch and typewriter, the computer uses the WAR with its associated single character register (SCR) as shown in Figure 1. During an input process 6-bit characters from the external device are transferred into the SCR in parallel. When the Buffer "control" detects that a character has been received, it shifts the character into the WAR, and when the WAR contains the desired number of characters, a signal is sent to the computer to store the information held in the WAR into memory.

On output, the inverse operation is used; the information is shifted from the C register to the WAR and the computer returns to its previous program. The WAR now shifts one character at a time into the SCR where it is sent out in parallel to the external device in operation. When the buffer control detects that the WAR is empty, it signals the computer to load the WAR with another word for output.

When studying the information which follows, frequently refer to the Reference Manual to properly integrate the programming nomenclature and discussion with that of the internal operation.


LOGICAL DESCRIPTION

INSTRUCTION AND WORD FORMAT

The instruction list for the computer is shown in Figure 2. The instructions are numbered from 00 through 77 octally and are listed with their respective mnemonic codes and execution times. The execution time for a specific instruction is the number of word times (machine cycles) which elapse during the accessing of the instruction and its complete execution, including the accessing or storing of any operands.

INSTRUCTION FORMAT

The instruction format is:



- 0 : Relative address bit (not used in logic)
- 1 : Index bit
- 2 : Program operator bit
- 3 —————> 8 : 6-bit instruction code
- 9 : Indirect address bit
- 10 —————> 23 : 14-bit address

The programming functions of the above fields are:

Index Register Bit:

A "1" in this position causes the contents of bits 10 through 23 of the index register (X register) to be added to the address portion of the instruction prior to execution.

Program Operator Bit:

A "1" in this position causes the program operator bit and the 6 bits of the instruction code to be interpreted as an entry address for a subroutine.

Instruction Code:

The 6 bits of the instruction code contain the 2-digit octal code for the instruction to be executed. This information is transferred to the "O" register flip-flops, 01, 02, 03, 04, 05, and 06.

Indirect Address Bit:


A "1" in this position causes the computer to interpret bits 10 through 23 of the instruction (possibly modified by indexing) as the memory location where the effective address of the instruction may be found. A "0" causes bits 10 through 23 of the instruction to be interpreted as the effective address.

Address:

The address is defined by bits 10 through 23 of the instruction. The address generally represents the memory location of the operand.

DATA WORD FORMAT

The data word format is:



Arithmetic is performed using the binary two's complement number system. The sign bit can then be considered to be integral with the data word. Data words consist of eight octal digits, each octal digit consisting of three binary digits (bits).

During all serial operations the 23rd bit position (least significant end) appears first in time.

TWO'S COMPLEMENT ARITHMETIC

Considering the machine to be a fixed point, fractional computer, using two's complement arithmetic, any number stored in memory can be expressed by the following general formula:

$$N = A_0 (-2^0) + A_1 (+2^{-1}) + A_2 (+2^{-2}) + \dots + A_{23} (+2^{-23}),$$

or it can be expressed as:

$$N = \sum_{i=1}^{23} A_i (2^{-i}) - A_0$$

From this it can be seen that the largest allowable positive number is:

0.111111111111111111111111

The minimum positive number is:

0.000000000000000000000000

The maximum negative number is:

1.000000000000000000000000

The minimum negative number is:

1.111111111111111111111111

Numbers of negative magnitude are expressed in two's complement form and arithmetic operations, where the operands and answers are within the allowable range, maintain the negative numbers in two's complement form.

Time	Code	Mne- monic	Function	Time	Code	Mne- monic	Function
1	00	HLT	Halt	1, 2	40	SKS	Skip if M not set
1	01	BRU	Branch to M	1, 2	41	BRX	(X) + 1 → X, BR if X9 = 1
1	02	EOM	Energize M		42		
	03			2	43	BRM	P → M, BRU → M + 1
	04				44		
	05				45		
	06			1	46	*	
	07				47		
2+	10	MIY	(M) → Y when ready		50		
	11			2	51	BRR	(M) + 1 → P (BRU)
2+	12	MIW	(M) → W when ready		52		
3+	13	POT	Parallel out, when ready	2, 3	53	SKN	Skip if (M) negative
2	14	ETR	Extract	2	54	SUB	(A) - (M) → A
	15			2	55	ADD	(A) + (M) → A
2	16	MRG	Merge: (A) or (M) → A		56		
2	17	EOR	Exclusive OR		57		

* Instructions where the address is used in addition to the instruction code to define the specific operation. (see page 1.12)

FIGURE 2
INSTRUCTION LIST

Time	Code	Mne- monic	Function	Time	Code	Mne- monic	Function
1	20	NOP	No operation				
	21			3	61	MIN	$(M) + 1 \rightarrow M$
	22				62		
1	23	EXU	Execute		63		
	24			2	64	MUS	Multiply Step
	25			2	65	DIS	Divide Step
	26			N+2	66	*	
	27			N+2	67	*	
3+	30	YIM	$(Y) \rightarrow M$ when ready	2	70	SKM	Skip if $(A) = (M)$, on B mask
	31			2	71	LDX	$(M) \rightarrow X$
3+	32	WIM	$(W) \rightarrow M$ when ready	2, 3	72	SKA	No skip if $(A) (M) = 1$ anywhere
4+	33	PIN	Parallel in, when ready	2, 3	73	SKG	Skip if $(A) > (M)$
	34				74		
3	35	STA	$(A) \rightarrow M$	2	75	LDB	$(M) \rightarrow B$
3	36	STB	$(B) \rightarrow M$	2	76	LDA	$(M) \rightarrow A$
3	37	STX	$(X) \rightarrow M$	2	77	EAX	Eff. address $\rightarrow X$


* Instructions where the address is used in addition to the instruction code to define the specific operation. (see page 1. 12)

FIGURE 2
INSTRUCTION LIST (CONTINUED)

The specific operation to be executed for instruction codes 46, 66, and 67 is specified by the address configuration as shown below:

Timing	Code	Mnemonic	Function
1	460000	XAB	$A \leftrightarrow B$
1	461000	BAC	$B \rightarrow A, 0 \rightarrow B$
1	462000	ABC	$A \rightarrow B, 0 \rightarrow A$
1	463000	CLR	$0 \rightarrow A, 0 \rightarrow B$
N+2	6600XX	RSH	Right Shift AB
N+2	6620XX	RCY	Right Cycle AB
N+2	6700XX	LSH	Left Shift AB
N+2	6720XX	LCY	Left Cycle AB
N+2	6710XX	NOD	Normalize and decrement X

The last two digits of the address, for instructions 66 and 67, specify the number of shifts or cycles to take place.



C Register

C3	C4	C5	C6	C7	C8
----	----	----	----	----	----

O Register

01	02	03	04	05	06
----	----	----	----	----	----

* Instructions where the address is used in addition to the instruction code to define the specific operation (see page 1.12).

FIGURE 3
INSTRUCTION DECODING

PULSE COUNTER								
Gray Count	Pulse Time		Q1	Q2	Q3	Q4	Q5	Q6
0	T1		0	0	0	0	0	1
1	T0		0	0	0	0	1	0
6	END	↓	0	0	1	0	1	1
7	START	↓	0	0	1	0	0	0
8	T24		0	1	1	0	0	1
9	T23		0	1	1	0	1	0
10	T22		0	1	1	1	1	1
11	T21		0	1	1	1	0	0
12	T20		0	1	0	1	0	1
13	T19		0	1	0	1	1	0
14	T18		0	1	0	0	1	1
17	T17		1	1	0	0	1	0
18	T16		1	1	0	1	1	1
19	T15		1	1	0	1	0	0
20	T14		1	1	1	1	0	1
21	T13		1	1	1	1	1	0
22	T12		1	1	1	0	1	1
23	T11		1	1	1	0	0	0
24	T10		1	0	1	0	0	1
25	T9		1	0	1	0	1	0
26	T8		1	0	1	1	1	1
27	T7		1	0	1	1	0	0
28	T6		1	0	0	1	0	1
29	T5		1	0	0	1	1	0
30	T4		1	0	0	0	1	1
31	T3		1	0	0	0	0	0
	T2	↓	1	0	0	0	0	0

FIGURE 4
PULSE SEQUENCE

PULSE COUNTER

A pulse counter consisting of flip-flops Q1, Q2, Q3, Q4, Q5 and Q6 that counts the pulses that make up the twenty-six pulse times of each computer word.

The pulse counter is a modified gray code counter with Q1 as the most significant bit.

The gray code is off-set from the 26-bit pulse count and certain counts are eliminated to facilitate decoding and counter design.

Note that computer pulse times are designated in reverse order, with respect to time.

Q6 acts as a straight binary counter generating the output which is counted by the gray code counter Q1 through Q5.

$$\begin{aligned} sQ6 &= \overline{Q6} \\ rQ6 &= Q6 \end{aligned}$$

The least significant gray code stage Q5 counts in gray sequence with the addition of (Q1 + Q3) on the reset side to force a skip of gray counts 15 and 16.

$$\begin{aligned} sQ5 &= \overline{Q5} Q6 \\ rQ5 &= Q5 Q6 (Q1 + Q3) \end{aligned}$$

Q4 counts in gray sequence with the addition of (Q1 + Q3) on the set side to force the skip of gray counts 2, 3, 4 and 5.

$$\begin{aligned} sQ4 &= \overline{Q4} Q5 \overline{Q6} (Q1 + Q3) \\ rQ4 &= Q4 Q5 \overline{Q6} \end{aligned}$$

Q3 counts in gray sequence with the addition of T0 to force the skip of gray counts 2, 3, 4 and 5.

$$\begin{aligned} sQ3 &= \overline{Q3} Q4 \overline{Q5} \overline{Q6} + T0 \\ rQ3 &= Q3 Q4 \overline{Q5} \overline{Q6} \end{aligned}$$

Q2 and Q1 count in a gray sequence but the forced skip of gray counts 2, 3, 4, 5, 15 and 16 simplifies their set and reset expressions.

$$\begin{aligned} sQ2 &= \overline{Q1} \overline{Q5} \overline{Q6} \\ rQ2 &= Q1 \overline{Q4} \overline{Q5} \\ sQ1 &= \overline{Q3} Q5 Q6 \\ rQ1 &= \overline{Q3} \overline{Q4} \overline{Q5} \end{aligned}$$

PULSE DECODING

Several multiple and single pulse times are decoded from the pulse counter for use in the computer logic:

$$\text{Data word, } \overline{T_p} \overline{T_{24}} = Q_1 + Q_2 + \overline{Q_3}$$

$$\text{Most significant or Sign bit, } T_0 = \overline{Q_1} \overline{Q_2} \overline{Q_3} Q_5$$

$$\text{Least significant bit, } T_{23} = \overline{Q_1} Q_2 \overline{Q_4} \overline{Q_5}$$

$$\text{Guard and first bit of word, } T_{24} = \overline{Q_1} \overline{Q_2} Q_3 \overline{Q_5}$$

$$\text{Guard and last bit of word, } T_p = \overline{Q_1} \overline{Q_2} Q_3 Q_5$$

$$\text{Address field, } (T_{23} - T_{10}) = Q_2$$

$$\text{Indirect address bit, } T_9 = Q_1 \overline{Q_2} Q_3 \overline{Q_4} \overline{Q_5}$$

For additional requirements, the following pulse times are also decoded:

$$(T_{22} - T_{17}) = \overline{Q_1} Q_2 \overline{T_{23}}$$

$$(T_{21} + T_{22}) = \overline{Q_1} Q_2 Q_3 Q_5$$

$$T_{14} = Q_1 Q_2 \overline{Q_3} \overline{Q_5}$$

$$T_{10} = Q_1 Q_2 \overline{Q_4} \overline{Q_5}$$

$$(T_5 - T_0) = \overline{Q_2} \overline{Q_3}$$

$$T_1 = \overline{Q_1} \overline{Q_3} \overline{Q_4} \overline{Q_5}$$

PHASE CONTROL

The various internal operations, such as transfers of information, clearing registers, read from memory, etc., which must take place during the reading and execution of instructions, are controlled by eight phases, designated phase $\emptyset 0$ through phase $\emptyset 7$. A general description of these eight phases is given below, followed by more detailed discussions on control of the phase sequence by the instruction code.

PHASES

A phase chart is shown on page 1.19 which indicates the phase sequencing for the various operation codes. Usually, each dot on the diagram represents one cycle time from T_p until the next T_p .

Phase 0 ($\emptyset 0$)

This phase is the beginning of all instructions. Instructions start at $\emptyset 0 T_{24}$, with the new instruction in the C register and the instruction register cleared to "NOP" (20).

This phase steps directly to phase $\emptyset 5$ (at $\emptyset 0 T_{24}$) for some instructions requiring only one cycle time for execution. For others, indexing and indirect addressing are processed in phase $\emptyset 0$. Also, the memory regenerates the instruction (writes it back in memory because of destructive read-out) and fetches the operand. This process may require more than one cycle time, as in the case of indirect addressing, executing and transferring.

At $\emptyset 0 T_{24}$ the instruction code is transferred to the OP code register (01, 02, 03, 04, 05, 06).

Phase 1 ($\emptyset 1$)

This phase is the set-up or preparation phase for the shift instructions. This phase is not entered until the end of the first T_9 in phase $\emptyset 0$ and it lasts through T_p . Phase 1 inhibits pulsing the memory for an operand.

Phase 2 ($\emptyset 2$)

This phase is the wait phase for the input/output instructions, (10), (12), (13); (30), (32), (33). The computer idles in this phase until the data is ready. If the data is ready before the instruction is given, then phase $\emptyset 2$ is by-passed, except for the parallel input/output instructions, (13), (33), where phase $\emptyset 2$ will last only one cycle time for data to be transferred.

Phase 3 ($\emptyset 3$)

This phase is the execution phase for shifting and usually requires several word times. The duration of this phase is dependent upon the number of shifts required.

Phase 4 (ϕ_4)

This phase is the second cycle time of three-cycle instructions which write data into the memory. These three cycles are $\phi_0 \rightarrow \phi_4 \rightarrow \phi_7$. During phase ϕ_4 the P register is incremented for accessing the next instruction, and the word to be stored is shifted serially into the C register.

Phase 5 (ϕ_5)

This phase is the execution phase for some single-cycle instructions. The C register does not shift and parity is not checked.

Phase 6 (ϕ_6)

This phase is the main execution phase of instructions requiring an operand, but no memory modification. These instructions are the two-cycle instructions, and include conditional skips which may require three cycles.

Phase 7 (ϕ_7)

During this phase memory regeneration (or new storage) and next instruction access are performed. The P register is not incremented unless the Skip flip-flop is high.

End Cycles

An End is defined as the last cycle of execution for the particular instruction being performed. The End term designates that the next phase is to be phase ϕ_0 unless the instruction causes a skip.

$$\text{End} = \phi_5 + \phi_6 + \phi_7 + \phi_0 \text{ (- - - -)}$$

The last term is for unconditional branches.

PHASE COUNTER

A three-flip-flop counter, F1, F2 and F3, controls the sequence and advancement of phases:

$$\overline{F1} \overline{F2} \overline{F3} = \phi_0$$

$$\overline{F1} \overline{F2} F3 = \phi_1$$

$$\overline{F1} F2 \overline{F3} = \phi_2$$

$$\overline{F1} F2 F3 = \phi_3$$

$$F1 \overline{F2} \overline{F3} = \phi_4$$

$$F1 \overline{F2} F3 = \phi_5$$

$$F1 F2 \overline{F3} = \phi_6$$

$$F1 F2 F3 = \phi_7$$





FIGURE 5
PHASE SEQUENCE CHART

The following **discussion** indicates the actions of the phase counter during the execution of the various instruction groups shown in the phase diagram.

SINGLE-CYCLE INSTRUCTIONS



Instructions 00, 02, 20 and 46, and the idle state, $\overline{\text{Go}}$, advance directly to phase $\emptyset 5$ from phase $\emptyset 0$,

$$\begin{aligned} sF1 &= T24 \bar{Ia} \emptyset 0 \text{Go} [\bar{C5} \bar{C8} \bar{C2} (\bar{C3} + \bar{C4})] + T24 \overline{\text{Go}} + - - - \\ sF3 &= T24 \bar{Ia} \emptyset 0 \text{Go} [\bar{C5} \bar{C8} \bar{C2} (\bar{C3} + \bar{C4})] + T24 \overline{\text{Go}} + - - - \end{aligned}$$

The output of the C register flip-flops must be used for the instruction code, as the transfer to the O register is not made until T24.

The \bar{Ia} term represents the indirect address flip-flop and need not be considered for this instruction group. Go is the control term which allows computation.

To reset to phase $\emptyset 0$, F1 and F3 are reset at the first Tp,


$$\begin{aligned} rF1 &= \text{Tp End } \overline{\text{Sk}} \\ rF3 &= \text{Tp End } \overline{\text{Sk}} \end{aligned}$$

where:

$$\text{End} = F1 F3 \overline{\text{Ts}} + F1 F2 \overline{\text{Ts}} + - - -$$

Ts is a time-share signal and freezes the internal operation of the computer for two machine cycles while external devices control access to memory. Sk is the flip-flop which signals for a skip condition and need not be considered in this instruction group.

TWO-CYCLE INSTRUCTIONS




Instructions 14, 16, 17, 41, 43, 51, 54, 55, 64, 65, 71, 75, 76, and 77 advance to phase $\emptyset 6$ from $\emptyset 0$ at the first Tp, if there was no indirect addressing.

$$\begin{aligned} sF1 &= \text{Tp } \bar{Ia} \emptyset 0 \text{03 04} + \text{Tp } \bar{Ia} \emptyset 0 \text{01 } \overline{\text{04}} + \text{Tp } \bar{Ia} \emptyset 0 \text{01 } \overline{\text{05}} + - - - \\ sF2 &= \text{Tp } \bar{Ia} \emptyset 0 (\text{03} + \overline{\text{03}} \text{04 } \overline{\text{05}}) + \text{Tp } \bar{Ia} \emptyset 0 \text{01 } \overline{\text{02}} + - - - \end{aligned}$$

If there had been an indirect addressing bit, Ia would be true and phase $\emptyset 0$ would have been extended one or more additional word times until Ia was reset by the effective address. The computer resets to phase $\emptyset 0$ at the first Tp of phase $\emptyset 6$.

$$\begin{aligned} rF1 &= \text{Tp End } \overline{\text{Sk}} \\ rF2 &= \text{Tp End } \overline{\text{Sk}} + - - - \end{aligned}$$

THREE-CYCLE CONDITIONAL SKIP INSTRUCTIONS



Instructions 53, 70, 72 and 73 advance to phase $\Phi 6$ at the end of phase $\Phi 0$.

$$sF1 = T_p \bar{I}a \Phi 0 01 (\bar{04} + \bar{05}) + - - -$$

$$sF2 = T_p \bar{I}a \Phi 0 03 + - - -$$

$$rSk = \Phi 0 T0 + - - -$$

These instructions are conditional skip instructions where the Sk (skip) flip-flop is left in a set condition at the end of phase $\Phi 6$, if a skip is to occur. If Sk is true, the phase counter advances to phase $\Phi 7$.

$$sF3 = T_p Sk \bar{T}s + - - -$$

Sk will be reset at the start of phase $\Phi 7$.

$$rSk = \Phi 7 + - - -$$

If Sk was left in a reset condition at the end of phase $\Phi 6$, the phase counter will reset directly to phase $\Phi 0$.


$$rF1 = T_p \text{End } \bar{S}k$$

$$rF2 = T_p \text{End } \bar{S}k + - - -$$

$$rF3 = T_p \text{End } \bar{S}k$$

Note that phase $\Phi 6$ and $\Phi 7$ are both end cycle phases, and if a skip occurs, End will be true for two cycles. The conditions under which Sk is set during phase $\Phi 6$ are discussed in the material on "Skip and Branch Instructions".

TWO-CYCLE CONDITIONAL SKIP INSTRUCTIONS



Instruction 40 advances directly to phase $\Phi 5$ at $\Phi 0 T24$.

$$sF1 = T24 \bar{I}a \Phi 0 Go \left[\bar{C}5 \bar{C}8 \bar{C}2 (\bar{C}3 + \bar{C}4) \right] + - - -$$

$$sF3 = T24 \bar{I}a \Phi 0 Go \left[\bar{C}5 \bar{C}8 \bar{C}2 (\bar{C}3 + \bar{C}4) \right] + - - -$$

This phase advancement is identical to the single-cycle operation discussed under Phase Control.

During phase $\Phi 5$, instruction 40 tests to see if M (external signal) is in a true or false condition. If the signal is false, then the Sk (SKIP) flip-flop will be set and a skip will occur.

$$sSk = T0 \overline{\phi 5} 01 \overline{04} \text{ (external signal) } + - - -$$

If S_k is set at $T0$, then the phase counter advances to phase $\phi 7$ at T_p to perform the skip.

$$sF2 = T_p \overline{T_s} S_k - - - + - - -$$

At the completion of phase $\phi 7$, or at the completion of phase $\phi 5$, (if the skip condition were false and S_k was not set) the phase counter is reset to phase $\phi 0$.

$$rF1 = T_p \text{ End } \overline{S_k}$$

$$rF2 = T_p \text{ End } \overline{S_k} + - - -$$


$$rF3 = T_p \text{ End } \overline{S_k}$$

S_k is reset at the start of phase $\phi 7$.

$$rSk = \phi 7 + - - -$$

Note that phases $\phi 5$ and $\phi 7$ are both end-cycle phases, and if a skip occurs, End will be true for two cycles.

THREE-CYCLE MEMORY INCREMENT AND DECREMENT INSTRUCTIONS



Instructions $\phi 0$ and $\phi 1$ advance to phase $\phi 4$ at the completion of phase $\phi 0$. During $\phi 0$ indexing or indirect addressing may have been performed.

$$sF1 = T_p \overline{I_a} \phi 0 01 (\overline{05} + \overline{04}) + - - -$$

At the completion of phase $\phi 4$ (one cycle), during which the contents of memory are incremented, the phase counter is advanced to phase $\phi 7$.

$$sF2 = T_p \overline{T_s} \phi 4 + - - -$$

$$sF3 = T_p \overline{T_s} \phi 4 + - - -$$


During phase $\phi 7$ the modified number is stored in memory and the next instruction is accessed. At the completion of phase $\phi 7$ the counter is reset to phase $\phi 0$.

$$rF1 = T_p \text{ End } \overline{S_k}$$

$$rF2 = T_p \text{ End } \overline{S_k} + - - -$$

$$rF3 = T_p \text{ End } \overline{S_k}$$

N-CYCLE SHIFT INSTRUCTIONS



Instructions 66 and 67 terminate phase $\phi 0$ at pulse time T_9 to advance to phase $\phi 1$ for pulse times T_8 through T_p .

$$sF3 = T_9 \bar{I}_a \phi 0 \bar{0} 2 \bar{0} 3 \bar{0} 4 \bar{0} 5 + - - -$$

During phase $\phi 1$ (10 pulse times) the registers and shift counter are prepared for shifting. At T_p the counter advances to phase $\phi 3$.

$$sF2 = T_p \phi 1 + - - -$$

The shift operation occurs during phase $\phi 3$ and is terminated when the S_k flip-flop is set, indicating that the shift counter has reached zero or that a normalized condition exists. Upon termination, the phase counter advances to phase $\phi 7$ from phase $\phi 3$ (or phase $\phi 1$ if the shift count was originally zero).

$$sF1 = T_p S_k \bar{T}_s + - - -$$

$$sF2 = T_p S_k \bar{T}_s + - - -$$


During phase $\phi 7$ the next instruction is accessed and at T_p the counter is reset to phase $\phi 0$.

$$rF1 = T_p \text{End } \bar{S}_k$$

$$rF2 = T_p \text{End } \bar{S}_k + - - -$$

$$rF3 = T_p \text{End } \bar{S}_k$$

THREE-CYCLE PLUS N OUTPUT INSTRUCTIONS



Instructions 10, 12 and 13 are output instructions which are interlocked with a flip-flop designated R_f , which indicates when the external device is "ready" for output. Instructions 10 and 12 advance the counter to phase $\phi 6$, if R_f is set during or before phase $\phi 0$.

$$sF1 = T_p \bar{T}_s \bar{0} 1 \bar{0} 3 \bar{0} 4 \bar{I}_a \bar{F} 1 \bar{F} 3 R_f + - - -$$

$$sF2 = T_p \bar{I}_a \phi 0 \bar{0} 3 + - - -$$

If R_f was not set, the counter is advanced to phase $\phi 2$ (a wait phase).

$$sF2 = T_p \bar{I}_a \phi 0 \bar{0} 3 + - - -$$

Instruction 13 always advances the counter to phase $\phi 2$ for at least one cycle time.


When R_f is set during phase $\phi 2$ the counter advances to phase $\phi 6$.

$$sF1 = T_p \bar{T}_s \bar{0} 1 \bar{0} 3 \bar{0} 4 \bar{I}_a \bar{F} 1 \bar{F} 3 R_f + - - -$$

At the completion of phase Φ_6 , during which output was executed, the counter is reset to phase Φ_0 .

$$\begin{aligned} rF1 &= T_p \text{ End } \overline{Sk} \\ rF2 &= T_p \text{ End } \overline{Sk} + \dots \\ rF3 &= T_p \text{ End } \overline{Sk} \\ rRf &= T_p \text{ End } \overline{Sk} \overline{Ts} + \dots \end{aligned}$$

FOUR-CYCLE PLUS N INPUT INSTRUCTIONS



Instructions 30, 32 and 33 are input instructions which are interlocked with the Rf (Ready) flip-flop.

If Rf is not set during or before phase Φ_0 , the counter advances to phase Φ_2 (automatically for instruction 33).

$$sF2 = T_p \overline{Ia} \Phi_0 \Phi_3 + \dots$$

When Rf is set during phase Φ_2 , or if Rf was set during or before phase Φ_0 , the counter advances to phase Φ_6 .

$$\begin{aligned} sF1 &= T_p \overline{Ts} \overline{O1} \Phi_3 \overline{O4} \overline{Ia} \overline{F1} \overline{F3} Rf + \dots \\ sF2 &= T_p \overline{Ia} \Phi_0 \Phi_3 + \dots \end{aligned}$$

The counter remains in phase Φ_6 for one pulse time (T24) and is reset to phase Φ_4 where the input is executed.

$$rF2 = \Phi_6 \overline{O1} \Phi_2 \Phi_3 + \dots$$


At the completion of phase Φ_4 the counter is set to phase Φ_7 .

$$\begin{aligned} sF2 &= T_p \overline{Ts} \Phi_4 + \dots \\ sF3 &= T_p \overline{Ts} \Phi_4 + \dots \end{aligned}$$

At the completion of phase Φ_7 the counter is reset to phase Φ_0 and Rf is reset.

$$rRf = T_p \text{ End } \overline{Sk} \overline{Ts} + \dots$$

THREE-CYCLE STORE INSTRUCTIONS



Instructions 35, 36 and 37 advance to phase $\Phi 6$ at the completion of phase $\Phi 0$.

$$\begin{aligned} sF1 &= T_p \overline{Ia} \Phi 0 \ 03 \ 04 \ + \ - \ - \ - \\ sF2 &= T_p \overline{Ia} \Phi 0 \ 03 \ + \ - \ - \ - \\ rF2 &= T_{24} \Phi 6 \ \overline{01} \ 02 \ 03 \ + \ - \ - \ - \end{aligned}$$


After one pulse time in phase $\Phi 6$ the counter is reset to phase $\Phi 4$ where the information is shifted to the C register for storage. At the completion of phase $\Phi 4$ the counter advances to phase $\Phi 7$.

$$\begin{aligned} sF2 &= T_p \overline{Ts} \ \Phi 4 \ + \ - \ - \ - \\ sF3 &= T_p \overline{Ts} \ \Phi 4 \ + \ - \ - \ - \end{aligned}$$

During phase $\Phi 7$ the data is stored in memory and the next command is accessed. At the completion of phase $\Phi 7$ the counter is reset to phase $\Phi 0$.


$$\begin{aligned} rF1 &= T_p \text{End} \ \overline{Sk} \\ rF2 &= T_p \text{End} \ \overline{Sk} \ + \ - \ - \ - \\ rF3 &= T_p \text{End} \ \overline{Sk} \end{aligned}$$

ONE-CYCLE UNCONDITIONAL BRANCH INSTRUCTIONS



The 01 (Unconditional Branch) and 23 (Execute) instructions occur within phase $\Phi 0$, and there is no change in the phase counter. A similar operation occurs when there is an indirect address bit in the instruction and phase $\Phi 0$ is extended as a new address is read from memory.

PROGRAM OPERATOR INSTRUCTIONS



All instructions affected by the program operator bit act as follows:

The program operator acts as the instruction code and the counter is advanced to phase $\Phi 7$.

$$\begin{aligned} sF1 &= T_p \overline{Ts} \ P0 \ - \ - \ - \ + \ - \ - \ - \\ sF2 &= T_p \overline{Ts} \ P0 \ - \ - \ - \ + \ - \ - \ - \\ sF3 &= T_p \overline{Ts} \ P0 \ - \ - \ - \ + \ - \ - \ - \end{aligned}$$

During phase $\Phi 7$ the program operator bit and the instruction code are combined as an entry address to a subroutine and are transferred to the P register, which contains the address of the next instruction to be accessed. At the completion of phase $\Phi 7$ the phase counter is reset to phase $\Phi 0$.

$$\begin{aligned} rF1 &= T_p \text{End} \ \overline{Sk} \\ rF2 &= T_p \text{End} \ \overline{Sk} \ + \ - \ - \ - \\ rF3 &= T_p \text{End} \ \overline{Sk} \end{aligned}$$


REGISTERS

There are nine registers in the SDS 910 Computer. These registers are implemented in three different methods. The S, M and O registers use the usual RS-type flip-flops. The P and C registers use flip-flops designated as "repeaters". These flip-flops will automatically reset, if there is no set input. However, these flip-flops will not set or reset unless they receive an "enable" signal.

The A, B, X and Word Assembly registers are one-word recirculating registers using dynamic, serial, shift circuits with repeater flip-flops at the "read and write" ends. To hold information, these registers must constantly shift and usually recirculate in a fashion similar to delay lines.

The first or "write" flip-flop (repeater) of the register is designated "w", i. e., Aw, and the last flip-flop, which may or may not be driven by an intermediate "read" flip-flop, is designated by an "n", i. e., An, which means "now". The "read" flip-flop is designated by "r", i. e., Ar.

During normal recirculation the output of the "n" (now) flip-flop is fed to the "w" (write) flip-flop which, in turn, feeds the dynamic register stages. The output of the last register stage either feeds the "n" (now) flip-flop directly or feeds an intermediate "r" (read) flip-flop which, in turn, feeds the "n" (now) flip-flop. In this case, the number of dynamic stages would be reduced by one to allow for the added delay of the "read" flip-flop.




When writing into these recirculating registers a "not recirculate" term is enabled for the register involved, i. e., Anr (A register not recirculated). Enable signals are also required for the repeater inputs, i. e., Ag (A register enabled).

P REGISTER

Function:

The P register is the program counter. It contains the location from which the instruction was taken. It is increased by one, just preceding the time when the memory must be addressed for the next instruction. Since it must transfer its contents to the S (address) register in parallel, in order to keep the memory going at full rate, it is composed of 14 repeater flip-flops. These flip-flops are the repeater-type, since P is basically a shifting register. It is incremented by ring-shifting right for one complete revolution, using the Ia flip-flop as a carry in a half adder.



Implementation:

14 repeater flip-flops

Control Terms:

The P register is enabled by P_g . The P register recirculates during pulse times T_{23} through T_{10} and for phases ϕ_4 , ϕ_5 , ϕ_6 and ϕ_7 , and increments by one during phases ϕ_4 , ϕ_5 and ϕ_6 , and sometimes during phase ϕ_7 .

$$P_g = Q_2 \bar{T}_s G_o F_1 \text{ --- } + \text{ --- }$$

For certain instruction codes incrementing will occur during phase ϕ_7 . Incrementing is performed using the Ia (Indirect Address) flip-flop as a carry in a half adder.

$$sIa = T_{24} F_1 \bar{F}_3 (\bar{T}_1) + \bar{C}_2 \bar{C}_5 \bar{C}_8 (\bar{C}_3 + \bar{C}_4) \phi_0 \bar{T}_a T_{24} G_o + T_{24} \phi_7 S_k \text{ --- }$$

$$rIa = \bar{P}_{14} F_1 \bar{T}_{24} \text{ --- } + T_0 F_1 \text{ --- }$$

The sum is implemented on setting P_1 .

$$sP_1 = \bar{T}_a P_{14} F_1 \text{ --- } + Ia \bar{P}_{14} F_1 \text{ --- } + \text{ --- }$$

The P register is always loaded serially. The new instruction address is transferred to the S (Address) register at pulse time T_9 of each End cycle.


$$S_{xp} = T_9 \bar{Int} \text{ End } \text{ --- }$$

S REGISTER

Function:

The S register holds the address of the memory location to be accessed. It must remain in a static state when memory is actively reading or writing. The S register receives its address information in parallel from the P register, the C register (the address field of the instruction is in the C register), or from the interrupt address lines.

The S register does not shift and only receives information.



Implementation:

14 RS flip-flops

Control Terms:

The S register is reset or cleared by Sc just prior to receiving the address of the next instruction (T10 End), or the address of the operand (T10 $\emptyset 0$).

$$S_c = T_{10} (\text{End} + \emptyset 0)$$

At T9 the S register receives the address of the next instruction from the P register.

$$S_{xp} = T_9 \text{ End} + \emptyset 0 \text{ Branch Instructions}$$

During phase $\emptyset 0$ the S register receives the address of the operand from the C register which now contains the instruction.

$$S_{xc} = T_9 \emptyset 0 \overline{P_0} [I_a + 03 + 02]$$

During the "interrupt" operation the S register receives its address from external address lines designated "N", where "Int" is the Interrupt flip-flop.

$$S_{xn} = T_9 \text{ Int } \overline{T_s}$$

During certain shifting and arithmetic operations the upper end (S9 - S14) of the S register is used as a shift counter. The basic equations for the S flip-flops are:

$$sS_1 = C_0 S_{xc} + P_1 S_{xp}$$

$$rS_1 = S_c$$

|

|

|

|

$$sS_5 = C_4 S_{xc} + P_5 S_{xp} + N_5 S_{xn}$$

$$rS_5 = S_c + \dots$$

|

|

|


$$sS_{14} = C_{13} S_{xc} + P_{14} S_{xp} + N_{14} S_{xn}$$

$$rS_{14} = S_c + \dots$$

M REGISTER

Function:

The M register is the Read-Write register for the core memory. It receives the information from memory during a read process and holds the information for storing in memory during a write process.



Implementation:

25 RS flip-flops

Control Terms:

The M register is cleared or reset by M_c just prior to receiving information to be stored or just prior to receiving information from memory. M_c also acts as the pulse which signals memory to start a read-write cycle.

Prior to writing new data:

$$M_c = T_p P_0 + T_p \phi_4 + T_p \overline{02} \overline{03} 05 \phi_0 \overline{1a} + \dots$$

Prior to reading:

$$M_c = Q_1 \overline{Q2} Q_3 \overline{Q4} Q_5 (F_1 + \overline{F3} + T_s) (T_{sm} + \overline{T_s}) + \dots$$

Note that the above pulse time is T_8 and phases are $\phi_0, \phi_2, \phi_4, \phi_5, \phi_6, \phi_7$, excluding phases ϕ_1 and ϕ_3 .

The contents of the C register are transferred to M for storage at T_{24} , when writing new data into memory.



$$M_{xc} = T_{24} P_0$$

In this case, P_0 is time-shared and remembers that the data in C is to be stored.

The equations for the M flip-flops are:

$$\begin{aligned} s_{M0} &= M_{d0} M_s + M_{xc} C_0 \\ r_{M0} &= M_c \\ &\vdots \\ s_{M24} &= M_{d24} M_s + M_{xc} C_{24} \\ r_{M24} &= M_c \end{aligned}$$

M_s is the strobe pulse which loads the M register from memory, and $M_{d0} - M_{d24}$ represent the data signals from memory.




← TIME

FIGURE 6
ACCESSING AN INSTRUCTION

C REGISTER

Function :

The C register acts as a central transfer station for all information going to and from memory. During certain arithmetic operations C acts as an arithmetic register.



Implementation :

24 repeater and 2 RS flip-flops.

Control Terms :

The C register receives information in parallel from the M register. The next instruction is transferred to the C register at T_p time of an End cycle.

$$C_{xm} = T_p \text{ End Go} + \dots$$

Operands are transferred to C from M during phase ϕ_0 with the exception of instructions 40, 41, 43, 45, which are branch, skip or register change instructions.

$$C_{xm} = T_p \overline{P0} \phi_0 [\overline{\phi_0 I_a} \overline{\phi_2} \overline{\phi_3} \phi_1] + \dots$$

For instruction 33 the C register receives its information in parallel from external signals.

$$C_{xi} = \phi_2 \phi_2 \phi_6$$

The C register is shifted to the right by a term designated C_s . C_s shifts to the right during phases ϕ_0 , ϕ_1 , ϕ_4 and ϕ_6 ; it also shifts to the right during exchange of registers and time-share, which are discussed in their respective sections.

$$C_s = T_p \overline{T24} F1 \overline{F3} + T_p \overline{T24} \overline{F1} \overline{F2} + \dots$$

Since repeater flip-flops are used in the C register, it is "enabled" to receive information by a term designated C_g .

$$C_g = C_s + C_{xm} + C_{xi} Q1 + \dots$$

Some of the basic equations for the C register flip-flops are :

$$sC0 = C_{xm} M0 + C_{xi} Cd0 + \textcircled{Kc0} + \dots$$

(NOTE : Other C0 inputs are described in Instruction explanations.)


$$\begin{aligned}
 sC1 &= C_s C_0 + C_{xm} M_1 + C_{xi} C_{d1} + \textcircled{Kc1} \\
 &\vdots \\
 sC23 &= C_s C_{22} + C_{xm} M_{23} \\
 &\quad + C_{xi} C_{d23} + \textcircled{Kc23}
 \end{aligned}$$

\textcircled{Kc} is the C register manual set button on the control panel.

O REGISTER

Function:

The O register usually contains the 6-bit instruction code during the execution of the instruction. This register does not shift and only receives information.



Implementation:

6 RS flip-flops.

Control Terms:

The O register is cleared or reset by a term designated O_c at the end of each End cycle, at the start of phase ϕ_7 , and at the end of phase ϕ_0 for Instruction 23.

$$O_c = T_p \text{ End Go} + \phi_7 + \overline{01} \overline{03} 05 T_p \overline{1a} + \dots$$

The O register is always reset to a (20) by setting 02.

The O register receives the instruction code from the C register at T24 of ϕ_0 .

$$O_{xc} = T_{24} \phi_0 \text{ Go } \overline{1a} \overline{C2}$$

In this equation C2 represents the P0 (program operator) bit, in which case the instruction code would remain a (20).


The basic equations for the O register flip-flops are:

$$\begin{aligned}
 s01 &= O_{xc} C_3 & s04 &= O_{xc} C_6 \\
 r01 &= O_c & r04 &= O_c \\
 s02 &= O_c & s05 &= O_{xc} C_7 \\
 r02 &= O_{xc} \overline{C4} & r05 &= O_c \\
 s03 &= O_{xc} C_5 & s06 &= O_{xc} C_8 \\
 r03 &= O_c & r06 &= O_c
 \end{aligned}$$

A REGISTER

Function:

The A register is the accumulator for the computer and is employed in all arithmetic, logical and shifting operations.



Implementation:

The write flip-flop (repeater) is followed by 23 stages of dynamic delay. The read flip-flop (Ar) and the "now" flip-flop (An) are both repeaters. To maintain recirculation the Aw and Ar flip-flops are always enabled. The An flip-flop is disabled for certain instructions. The A register is exactly 26 bits in length and must recirculate to maintain internally stored information, as in a delay line.

Control Terms:

The An flip-flop is enabled by a term designated Ag, which is disabled during Instruction 64 (multiply) and shift right.

$$Ag = Rf \ 01 \ \overline{T24} \ \overline{Ts}$$

The recirculation of the A register is inhibited by Anr (A not circulate). The recirculation of the A register is blocked during the execution ($\emptyset 6$) of logical instructions and Add and Subtract instructions.

$$Anr = \overline{02} \ 03 \ 04 \ \emptyset 6 + - - -$$

It is inhibited during the loading of A from memory (76).

$$Anr = 01 \ 02 \ 03 \ 04 \ \overline{06} \ \emptyset 6 + - - -$$

It is inhibited during the register change (46).

$$Anr = \overline{02} \ \overline{03} \ 04 \ \overline{Ts} + - - -$$

It is also inhibited during the Multiply step (64), Divide step (65), Right Shift (66) and Left Shift (67).

$$Anr = Rf \ 01 \ \overline{T24} \ \overline{Ts} + F2 \ \overline{03} \ 04 \ 06 \ \overline{Ts} + - - -$$

For instructions 64 and 66, Rf is time-shared and designates that the A B register pair will shift to the right.

The basic recirculation equations are shown below. Additional input terms are discussed under Instructions.

$$sAw = \overline{Anr} \ An \ \overline{Tp} + - - -$$


$$sAn = Ar \ [- - - -] + - - -$$

Ar is fed from the last dynamic stage of the A register.

B REGISTER

Function:

The B register acts as an extension of the least significant end of the A register for double precision operations and for shift operations. The B register holds operands for the multiply (64) and divide instructions (65).



Implementation:

The B register is implemented in the same manner as the A register.

Control Terms:

Bw (write) and Br (read) are always enabled to maintain recirculation and Bn (now) is enabled by the same term that enables An in the A register.

$$A_g = B_g = \overline{Rf} \ 01 \ \overline{T24} \ \overline{Ts}$$

The recirculation of the B register is inhibited by Bnr (B not recirculate). The contents of the B register are inhibited during the loading of B from memory (75).

$$Bnr = 01 \ 02 \ 03 \ 04 \ \overline{05} \ 06 + \dots$$

It is inhibited during the register change instruction (46).

$$Bnr = \overline{02} \ \overline{03} \ 04 \ \overline{Ts} + \dots$$

It is also inhibited during shift (66, 67) and Multiply, Divide (64, 65) instructions.

$$Bnr = Rf \ 01 \ \overline{T24} \ \overline{Ts} + F2 \ \overline{03} \ 04 \ 06 \ \overline{Ts} + \dots$$

The recirculation equations for the B register are shown below. Additional input terms are described under Instructions.


$$sBw = \overline{Bnr} \ Bn + \dots$$

$$*sBn = Br$$

X REGISTER

Function:

The X register is the Index register. The least significant 14 bits will be added to the address of the instruction before execution, if there is an index tag in position T1 of the instruction. Indexing takes place during phase 00 and is discussed in detail under Indexing.



Implementation:

The Xw flip-flop (repeater) is followed by 24 stages of dynamic delay and the last dynamic stage feeds the Xn (now) repeater.

Control Signals:

The Xw and Xn repeaters are always enabled to maintain recirculation. Recirculation of the X register is inhibited by Xnr (X not recirculate) during certain instructions.

Recirculation is inhibited during the loading of X from memory (71),

$$Xnr = 01\ 02\ 03\ \overline{04}\ \overline{05}\ 06\ \emptyset 6\ +\ -\ -\ -$$

Increment X and branch (41),

$$Xnr = \emptyset 0\ 01\ \overline{02}\ \overline{03}\ \overline{05}\ 1a\ +\ -\ -\ -$$

and during normalize (67) and copy effective address to X (77),

$$Xnr = \emptyset 3\ 06\ S2\ +\ 01\ 02\ 03\ 04\ 05\ 06\ \overline{1a}\ \emptyset 0\ Q2$$


S2 is time-shared during normalize. The basic recirculation term for the X register is:

$$sXw = \overline{Xnr}\ Xn\ +\ -\ -\ -$$

WORD ASSEMBLY REGISTER (WAR)

Function:

The WAR is part of the Buffer System and is described in detail in the W Buffer section. Its basic function is to hold information on input and output.



Implementation:

The WAR is implemented in the same manner as the X register.

Control Terms:

Refer to the W Buffer Section.

MEMORY CONTROL

The computer generates the basic timing signals used by the core memory.

The M (memory) register receives the information in parallel from the sense amplifiers during reading and controls the Z inhibit lines to the core memory during writing.

The memory cycle is out of phase with the computer cycle. Reading is started at T7 and the word read is strobed into the M register at T2, so that the word is ready for the computer to use before T_p. The memory write cycle is performed during the first part of the computer cycle, from T21 through T11.

The address that controls the memory is usually set up in the computer S register. This register is cleared at T10 time and loaded in parallel at T9 time from the C or P registers. At T8 the Mc signal clears the M register and starts the memory cycle. The memory is cycled every computer cycle, except when the computer is in phase Ø1 or Ø3 for shift instructions and except during the second cycle of a time-share interlace operation.

$$Mc = Q1 \overline{Q2} Q3 \overline{Q4} Q5 (F1 + \overline{F3} + Ts) (Tsm + \overline{Ts})$$

where:

$$Q1 \overline{Q2} Q3 \overline{Q4} Q5 = T8$$

This signal (Mc) clears the M register. It also sets Mg, the flip-flop that gates all timing signals to the memory.

$$\begin{aligned} sMg &= Mc Q1 \textcircled{Me} \overline{St} \\ rMg &= Q1 Q2 Q3 \overline{Q4} Mg = T11 \end{aligned}$$

The \textcircled{Me} signal is a signal from the automatic "start-up, shut-down" relays and it is normally true.

The read timing signal is true from **T7** through T0.

$$Mrt = Mg \overline{Q2} (\overline{Q3} + Q4)$$

The memory is strobed into the M register at T2 by Ms.

$$\begin{aligned} Ms &= Mg (T5 - T0) Q1 \overline{Q4} \overline{Q5} \\ sM0 &= Ms Md0 + - - - \\ &| \\ &| \\ &| \\ sM24 &= Ms Md24 + - - - \end{aligned}$$

1.40




FIGURE 7

COMPUTER MEMORY CYCLE

If the M (memory) register is to be copied in parallel to the C register, it is done at T_p by C_{xm} . The contents of the M register are then regenerated (written back) into memory. If new information is to be stored in memory, then the M register is cleared at T_p by M_c .

This sets the P0 flip-flop, if it was not already set. P0 then remembers to transfer the contents of C to M at the following T_{24} time for storage.

$$sP0 = M_c T_p$$

$$rP0 = T_{24} P0$$

$$M_{xc} = T_{24} P0$$

The write timing signal to the memory is true from T_{18} through T_{12} .

$$M_{wt} = M_g Q_2 (Q_1 M_{dt} + \overline{Q_3} Q_5)$$

The two terms in the OR gate overlap in time so that there is no cross-over voltage spike.

The digit timing pulse supplied to the memory is true from T_{21} through T_{12} .

$$M_{dt} = M_g Q_2 (\overline{Q_3} + Q_4)$$

Two signals control the direction of the current through the cores, as the current must be reversed between the "Read" and "Write" periods.

$$R_w = \overline{Q_2} M_g$$

$$W_r = (Q_2 M_g) (M_{dt} + Q_1)$$

ADDER

The adder is a full adder composed of the Xz (augend) input, the Yz (addend) input and the Cz carry flip-flop. It is completely serial and there is no "logical" delay through the adder.

The Yz input always delivers the word from memory. The adder is used in many instructions and during indexing. The basic equations are shown below. The adder is discussed in additional detail under Instructions and Indexing.

$$\begin{aligned} \text{Add} &= Xz Yz Cz + Xz \overline{Yz} \overline{Cz} \\ &+ \overline{Xz} Yz \overline{Cz} + \overline{Xz} \overline{Yz} Cz \\ \overline{\text{Add}} &= \overline{Xz} \overline{Yz} \overline{Cz} + \overline{Xz} Yz Cz \\ &+ Xz \overline{Yz} Cz + Xz Yz \overline{Cz} \end{aligned}$$

Only the $\overline{\text{Add}}$ is implemented and the Add is formed by negation.

INSTRUCTION OPERATORS

INDEX OPERATION

All instructions begin at $\emptyset 0$ T24 with the instruction in the C register. During phase $\emptyset 0$ the C register is shifted right, through the adder, and back to itself.

Enable C register:

$$Cs = \overline{Tp} \overline{T24} \overline{F1} \overline{F2} + \dots$$

As it is shifted right, through the adder, it enters through Yz.

$$Yz = C23 \overline{F1} \overline{F3} \overline{Ts} + \dots$$

The carry flip-flop Cz starts in a reset condition.

$$rCz = \emptyset 0 \overline{Ix} + \dots$$

If there is an index bit in C1 at $\emptyset 0$ T24, the Index flip-flop will be set.

$$sIx = T24 \emptyset 0 C1 Go + \dots$$

It is reset at the end of phase $\emptyset 0$.

$$rIx = Tp + \dots$$

During the addition the Index register (X) is selected by Xz (augend input), if Ix is set.

$$Xz = Xn \overline{F1} \overline{F3} Ix + \dots$$

If the Index flip-flop Ix is not set, then zero will be added to the C register and the address will remain the same.

$$sC0 = \emptyset 0 \text{ Add } Q2 \overline{P0} \overline{\emptyset 0 I_a \overline{02} \overline{03} 01} + \dots$$

Note that the addition only takes place from T23 through T10. The last term is to inhibit indexing in this manner during branch instructions 41 and 43. Branch instructions (01, 41, and 43) index by running the adder directly into P1.

$$sP1 = \emptyset 0 \overline{I_a} \overline{02} \overline{03} \text{ Add}$$

$$Pg = \text{(Kr)} Q2 \overline{Ts} Go \emptyset 0 \overline{I_a} \overline{02} \overline{03}$$

At T9 the address has shifted completely around so that it is in the upper half of the C register and, at this time, it is transferred in parallel to the S register in order to access the operand.

$$Sxc = T9 \emptyset 0 \overline{P0} (\dots + 03 + 02) + \dots$$

INDIRECT ADDRESS OPERATION

All instructions begin at $\emptyset 0$ T24 with the complete instruction in the C register. At the end of pulse time T24 the 6-bit instruction code is transferred to the instruction register.

$$Oxc = T24 \emptyset 0 Go \overline{Ia} \overline{C2}$$

If the instruction contains an indirect address bit in C9 during T24 $\emptyset 0$, the indirect address flip-flop, Ia, is set.

$$sIa = T24 \overline{Ia} Go \emptyset 0 \overline{C2} C9 + - - -$$

C2 is the program operator bit which inhibits indirect addressing.

An indirect address bit programmed with a single-cycle instruction (except BRU and EXU) has no effect, since the Ia flip-flop is set in any event to increment the P register (Program Counter). The indirect addressing in this case is ignored.) For any other instruction the Ia flip-flop inhibits the phase count and allows an additional cycle of phase $\emptyset 0$.

Indexing may occur on the first address during phase $\emptyset 0$ and at T9 the address (of the "indirect instruction") is transferred to the S register for accessing. At pulse time Tp the indirect instruction is transferred from M to the C register.

At T24 of this second cycle of phase $\emptyset 0$ the transfer of the instruction code to the O register is inhibited by Ia.

$$Oxc = \emptyset 0 T24 \overline{Ia} \overline{C2} Go$$

Ia is reset at this second T24 unless another indirect address bit is present. In this case it is not reset and another cycle of indirect address takes place.


$$rIa = T24 \emptyset 0 \overline{C9} Ia Go + - - -$$

C9 represents the new indirect address bit. When Ia is finally reset at some T24, the real operand (effective address) is obtained from memory and the instruction is executed.

Indexing will take place on any indirect address cycle where an index bit is present.

PROGRAM OPERATOR

When an instruction is executed that has a "program operator" bit, the computer stores the contents of the P register in memory word zero and transfers control to the address specified by the seven-bit instruction code, including the program operator bit itself. For example, an instruction,



will cause a transfer to word 134 after storing the contents of the P register (location of above instruction) in word zero. The contents of the overflow flip-flop are stored in the sign position of word zero and the overflow flip-flop is reset. An indirect address bit is also stored in word zero. The addressed subroutine can then indirect address word zero, which, in turn, can indirect address the location of the above instruction, which, in turn, will address the operand in 03571.

At time ϕ_0 T24 (start of the instruction) the P0 (program operator) flip-flop is set, if C2 in the C register contains a "program operator" bit.

$$sP0 = C2 (\phi_0 \bar{I}a T24 Go) + - - -$$

It is reset at the start of the next cycle.

$$rP0 = T24 P0 + - - -$$

The operation takes two cycle times. The phasing is shown below with one cycle time in each phase.



During ϕ_0 Q2 the P register is shifted into C for eventual storage in word zero.

$$sC0 = (P0 \phi_0) Q2 P14 + (P0 \phi_0) T9 + (P0 \phi_0) Of T0 + - - -$$

The second term above inserts an indirect address bit in word zero so that the true operand of the original instruction can be easily accessed indirectly. The third term inserts the contents of the Of (overflow) flip-flop in the sign position,

$$rOf = \phi_0 P0 T0 + - - -$$

and the overflow flip-flop is reset.

The O register is not set at ϕ_0 T24 as usual, because the transfer is inhibited.

$$Oxc = \phi_0 T24 \bar{I}a \bar{C}2 Go$$

The O register remains reset in the 20 (NOP) configuration. As P is shifting into C, the 7-bit instruction code, which is now the transfer address in C, is shifted into the P register.

$$sP1 = C3 P0 \phi_0 \bar{Q}1 Q2 + - - -$$

This is followed by 7 zeros into the P register.

$$Pg = (\text{Kr}) Q2 \bar{T}s Go P0 \phi_0 + - - -$$

At ϕ_0 Tp the memory register is cleared and memory is pulsed for storage,

$$Mc = Tp P0 + - - -$$

and at T24 ϕ_7 the word constructed in C is transferred to the M register for storage and P0 is reset.

$$Mxc = T24 P0$$

$$rP0 = T24 P0 + - - -$$

The S register is cleared at $T_{10} \phi_0$, as usual, for receiving the address of the operand,

$$S_c = T_{10} \phi_0$$

But P_0 inhibits the usual C to S transfer.


$$S_{xc} = T_9 \phi_0 \overline{P_0} (I_a + 03 + 02)$$

Therefore, the address remains zero. At $T_p \phi_0$ the phase changes to phase ϕ_7 .

$$sF_1 = sF_2 = sF_3 = T_p \overline{T_s} P_0 + \dots$$

During phase ϕ_7 word zero is stored, P is transferred to S at T_9 and the instruction from this new address is accessed.

Note that address positions 100 through 177 must always be reserved for program operator instructions and that these instructions, in turn, must be BRU instructions to transfer to other starting locations outside the reserved field.



← TIME

FIGURE 8
PROGRAM OPERATOR

MANUAL AND TIMING CONTROL

INTERRUPT

The computer can be interrupted by an external signal through the priority interrupt logic which causes the computer to access an address assigned to the interrupting channel. The location addressed usually contains a 43 (BRM) instruction, which stores the location of the present instruction and branches to the interrupt subroutine.

Interrupt channels 3 and 4 are designated $\textcircled{I3}$ and $\textcircled{I4}$, with $\textcircled{I3}$ being of higher priority. Interrupt channels can be used in additional groups of 16. When interrupt line $\textcircled{I4}$ requests an interrupt, a flip-flop designated Is_4 is set to establish the request.

$$sIs_4 = (\underline{T22} - T17) \textcircled{I4}$$

The underlined term is used as a clocking term.

If there are no higher priority requests present, then an "interrupt request" is sent to the computer,

$$Ir = - - - + Is_4 \overline{Is_3} \overline{Ip_4} \overline{Is_1} \overline{Is_2} + - - -$$

Note that a request will not be sent, if Is_3 (a higher priority) is true, or priorities higher than Is_3 are true. The computer will set the interrupt flip-flop (Int) at $T10$ of the first end cycle, if a request is present.

$$sInt = T10 \text{ End } Ir$$

The time elapsed between the request signal Ir and the actual interrupt Int varies according to the length of time necessary to complete the instruction that the computer is performing when the request is made.


If the computer was halted from a Halt instruction (not a parity error), and the Control switch is in the "Run" position, an interrupt request will allow the computer to run.

$$rHt = \textcircled{Kg} Int \overline{Cp} + - - -$$

Ht is a Halt control flip-flop and Cp is the parity flip-flop.

When the Int (Interrupt) flip-flop is on, the transfer from P to S which usually takes place is inhibited.

$$Sxp = T9 \text{ End } \overline{Int} + - - -$$



* INTERRUPT LOGIC

$$S I s_3 = (T_{22} - T_{17}) \textcircled{13}$$

$$R I s_3 = I_{P3} \underline{I_e} (\overline{I_{P1}} \overline{I_{P2}})$$

$$S I P_3 = I_{S3} (\overline{I_{S1}} \overline{I_{S2}}) \underline{I_e}$$

$$R I P_3 = I_{P3} \underline{I_b} (\overline{I_{P1}} \overline{I_{P2}})$$

$$S I s_4 = (T_{22} - T_{17}) \textcircled{14}$$

$$R I s_4 = \overline{I_{P3}} I_{P4} \underline{I_b} (\overline{I_{P1}} \overline{I_{P2}})$$

$$S I P_4 = \overline{I_{S3}} I_{S4} (\overline{I_{S1}} \overline{I_{S2}}) \underline{I_e}$$

$$R I P_4 = \overline{I_{P3}} I_{P4} \underline{I_b} (\overline{I_{P1}} \overline{I_{P2}})$$

$$I_r = I_{S3} \overline{I_{P3}} (\overline{I_{S1}} \overline{I_{S2}}) + \overline{I_{S3}} I_{S4} \overline{I_{P4}} (\overline{I_{S1}} \overline{I_{S2}})$$

$$NC_3 = I_{S3} \overline{I_{P3}} (\overline{I_{S1}} \overline{I_{S2}})$$

$$NC_4 = \overline{I_{S3}} I_{S4} \overline{I_{P4}} (\overline{I_{S1}} \overline{I_{S2}})$$

$$I_b = \emptyset 0 I_a \overline{01} \overline{02} \overline{03} \overline{06} (T_{22} - T_{17}) + \textcircled{ST} + I_j \overline{I_{S1}} F_1 (\dots)$$

$$I_e = \overline{F_1} I_{INT} (T_{22} - T_{17})$$

$$I_j = I_{Pa} + I_{Pb} + I_{Pc} + \dots$$

* SHOWN FOR CHANNELS 3 AND 4

** USED FOR SINGLE-INSTRUCTION INTERRUPT (APPLICABLE ON CHANNELS 5 → N ONLY)

PRIORITY INTERRUPT SYSTEM
FIGURE 9

Instead, ten address lines labeled N5 through N14, controlled by the priority interrupt system, are transferred to the least significant bits of S to address a pre-assigned subroutine.

$$S_{xn} = T9 \text{ Int } \overline{T_s}$$

$$sS14 = S_{xn} N14 \text{ (S5-S13 are set in a similar way.)}$$

During the first cycle after the last "End" an interrupt "acknowledgment" signal (Int $\overline{F1}$) is sent back to the priority logic and the Int flip-flop is reset.

$$rInt = T10 (\text{Int } \overline{F1})$$

$\overline{F1}$ signifies that the computer is not in an End cycle. The interrupt acknowledgment signal sets a flip-flop labeled Ip4 (Ip3 for the higher channel) which, in turn, cancels the request and signifies that the computer is now in interrupt subroutine "4"

$$sIp4 = Is4 \overline{Is3} \underline{Ie} \overline{Is1} \overline{Is2}$$

$$Ir = - - - + \overline{Is3} Is4 \overline{Ip4} \overline{Is1} \overline{Is2}$$

If a higher priority interrupt ($I3$) occurs during the execution of interrupt subroutine "4", it will interrupt accordingly. Or if $I3$ requests an Interrupt before interrupt $I4$ is acknowledged, then interrupt $I3$ will be acknowledged instead and interrupt subroutine "4" will not begin until interrupt subroutine "3" is completed.

$$Ir = Is3 \overline{Ip3} (\overline{Is1} \overline{Is2}) + - - -$$

The end of an interrupt subroutine is signaled by a term labeled Ib, which is enabled by an 01 (BRU) instruction with indirect addressing.

$$Ib = (\emptyset 0 \text{ Ia } \overline{01} \overline{02} \overline{03} \text{ 06}) \text{ (T22 - T17)}$$

This term will reset only the highest priority interrupt channel as the others are either in a request state or were interrupted in the execution of their routine.

$$rIs3 = Ip3 \underline{Ib} \overline{Ip1} \overline{Ip2} + \overline{St} \boxed{dc}$$


$$rIp3 = Ip3 \underline{Ib} \overline{Ip1} \overline{Ip2} + \overline{St} \boxed{dc}$$

$$rIs4 = \overline{Ip3} Ip4 \underline{Ib} \overline{Ip1} \overline{Ip2} + \overline{St} \boxed{dc}$$

$$rIp4 = \overline{Ip3} Ip4 \underline{Ib} \overline{Ip1} \overline{Ip2} + \overline{St} \boxed{dc}$$

If the end cycle that causes Int to be set is terminating a skip instruction and a skip occurs, the phase is changed to phase $\emptyset 7$ to increment P before the interrupt instruction is performed. In this case a higher priority interrupt request could occur during phase $\emptyset 7$, but the N lines are transferred again during phase $\emptyset 7$ so that the higher priority subroutine would be entered. This is the reason for $\overline{F1}$. The computer cannot acknowledge the lower priority program because it will be entering a higher priority program instead. Study the interrupt timing diagrams for these relationships.


If T_s is set after Int is set and if a higher priority is set during the T_s time, the 43 instruction from the first interrupt will be executed before the higher priority interrupt begins because the acknowledgment of the interrupt is not qualified by $\overline{T_s}$,



* Execution of interrupt program

← TIME


FIGURE 10
 INTERRUPT TIMING A
 Channel 13



* Execution of interrupt program "3"
 ** Execution of any program of higher priority than "3"

FIGURE 11

INTERRUPT TIMING B
 "4" interrupted by "3" before "4" is acknowledged.




* Partial execution of interrupt program "4".
 * * Execution of interrupt program "3"

FIGURE 12

INTERRUPT TIMING C

"4" interrupted by "3" after "4" is acknowledged.

1.57



Note: The lower priority address (I4) will be executed before the higher priority address (I3).

← TIME

FIGURE 13
 INTERRUPT TIMING D
 Channels (I4) and (I3) in combination with
 (Ts) Time-Share.

$$I_e = \text{Int } \overline{F1} (T_{22} - T_{17})$$

and the higher priority interrupt will require an end cycle to interrupt and the first end cycle will be the end cycle of the 43 instruction in the lower priority program. Refer to the interrupt timing diagram showing T_s .

When any interrupt subroutine is completed, I_b , which is caused by an indirect branch, resets the interrupt channel flip-flops, and the P register is then set to the value it had when the interrupt occurred. If an intervening priority channel is waiting, it will not be recognized until the end cycle of the indirect transfer instruction, by which time P has the proper contents to be stored by the intervening priority channel. Any of the external interrupt channels can be modified for execution of a single instruction (the P count is maintained). This is accomplished by generating an external term I_j , which represents any external signal designated as a single-instruction interrupt,

$$I_j = I_{pa} + I_{pb} + I_{pc} + \dots$$

where a, b, c, represent the numbers of the desired single-instruction, interrupt channels.

I_j is used to block the incrementing of the P register by disabling the setting of I_a during phases ϕ_4 or ϕ_6 .

$$sI_a = T_{24} F1 \overline{F3} \overline{I_j} + \dots$$

I_j is also used to immediately reset the interrupt system.

$$I_b = I_j \overline{T_s} F1 (T_{22} - T_{17}) + \dots$$

I_j is implemented as follows:

$$\overline{I_j} = \overline{I_{pa}} \overline{I_{pb}} \overline{I_{pc}} \dots$$

$$I_j = \overline{\overline{I_j}}$$

TIME-SHARE (MEMORY INTERLACE)

With the optional (W) or Y Buffer time-share interlace equipment the memory can be automatically shared between the W and/or Y Buffer and the computer. Whenever the buffer has received a full word from a peripheral unit, it can momentarily stop the computer and insert the word into the memory without disrupting the program, and without any program control. Similarly, if either W or Y is being used for output, two memory cycles are taken from the computer to reload the buffer whenever the buffer is empty.

The W or Y buffer logic issues a T_{sw} or a T_{sy} (time-share request), respectively, to request use of the memory. At the next T_p time the T_s (time-share) flip-flop is set and the computer idles regardless of what it was doing.

$$T_{sw} = \overline{Wf} W0 \overline{Wh} (I_w)$$

$$T_{sy} = \overline{Yf} Y0 \overline{Yh} (I_y)$$

$$sT_s = (T_{sw} + (T_{sy})) T_p$$

Almost all control gates in the computer are disabled when Ts is set. The computer idles wherever it is for the two cycle times that Ts is on, and it resumes operation from that state when Ts is reset. A, B and X registers (dynamic) must recirculate.

Tsw, if true, does not go false until Ts Tp; therefore, Ts is always on for two cycles.

$$rTs = \overline{Tsw} \overline{Tsy} Tp \overline{Tsm} \text{ (Kf)}$$

Wp is set if the W Buffer is to use the memory; it is reset if the Y Buffer is to use the memory.

$$sWp = (\overline{Go} + Tsw) \overline{Tsy} \overline{Tsm} Tp$$

$$rWp = (Go \overline{Tsw} + \text{(Tsy)}) \overline{Tsm} Tp + \dots$$

If both Tsw and Tsy are true at Tp, then Wp will be reset at Tp and the Y Buffer will get the first two Ts cycles. In this case Ts stays set for four cycles, two cycles for each of the two buffers. Wp will be complemented at the end of the second cycle. When Ts is set, almost all terms in the computer are disabled. Most of them are disabled since \overline{Ts} is ANDed into the expressions for the phases. For example, phase $\phi_3 = \overline{F1} F2 F3 \overline{Ts}$. There are exceptions. If P0 is on at Tp when Ts is being set, it causes the Mxc to write in memory at the next T24 regardless of Ts. But except for recirculating the shift registers, A, B and X, the computer basically does not change state while Ts is set. The phase counter is set in the phase that will be executed when Ts is reset. During Ts, the C register and the W register exchange serially (if \overline{Wp} , C and Y exchange).

$$Cs = Ts (\overline{T24} \overline{Tp})$$

$$sC0 = Ts Wn Wp \overline{Tp}$$

$$+ Ts \text{(Yn)} \overline{Wp} \overline{Tp} + \dots$$

At Ts T10 the Tsm flip-flop is set for one cycle only.

$$sTsm = Ts T10 \overline{Tsm}$$

$$rTsm = T10 Tsm + \overline{Ts}$$

Tsm is used to modify the memory control. The memory is pulsed at the first Ts T8, but not at the second Ts T8. Tsm controls this,

$$Mc = Q1 \overline{Q2} Q3 \overline{Q4} Q5 (F1 + \overline{F3} + Ts) (Tsm + \overline{Ts}) + \dots$$

and the lines which control the addressing of the memory are not gated from the S register but instead are gated from address lines Iw10 through Iw23 (or Iy10 through Iy23), which are generated in the interlace units,

$$\overline{L1} = S1 \overline{Tsm} + \text{(Iw10)} (Tsm Wp) + \text{(Iy10)} (Tsm \overline{Wp})$$

etc. This ensures that the previous word being regenerated during the first part




FIGURE 14
 INTERLACE TIMING
 (TIME-SHARE)

of Ts is controlled by the S register. At the first Tp Ts the word addressed by the buffer has been read from memory. If the buffer is being used for output, W9, then M is transferred to C.

$$C_{xm} = T_p T_{sm} W_p W_9 \\ + T_p T_{sm} \overline{W_p} \textcircled{Y_9}$$

Here Tsm is used to specify the first Tp Ts and not the second. If the buffer using the interlace is being used for input, W9, the memory register is cleared at this Tp and P0 is set to remember to load M from C at T24.

$$M_c = T_p T_s \overline{W_9} (T_{sm} W_p) \\ + T_p T_s \textcircled{Y_9} (T_{sm} \overline{W_p}) \\ sP_0 = M_c T_p \\ rP_0 = (P_0 T_{24}) \\ M_{xc} = (P_0 T_{24})$$

During the second cycle of Ts the buffer register and the C register again exchange serially. At the second Tp Ts the C register again contains the number it originally contained when Ts was just set and the buffer register, if used for output, contains the requested word from memory.

Ts is reset at this second Ts Tp and the computer continues. Refer to the "Time-Share" timing diagram.

The buffer waits two cycle times after the Tsw signal is given before it precesses the next character in or out, unless both buffers are interlacing. In this case, the waiting time is four cycles.

Interlacing can take place regardless of the state of the Go and Ht (control) flip-flops, regardless of the position of the Control switch, and regardless of the position of the Register Display switch.

CONTROL SWITCH

The Control switch is a three-position switch on the control panel of the computer labeled "Run-Idle-Step."

In the "Idle" position, the computer idles by inhibiting the advance of the P register, and by repetitively executing a "NOP" instruction.

In the "Run" position, the computer executes instructions as required until: a Halt instruction is executed, the switch is placed in the Idle position, or a parity error occurs with the Parity Override switch in the Halt position.

In the "Step" position, the computer executes the instruction in the C register, reads the next instruction and halts. The switch locks in the Run or Idle positions, but must be held in the Step position.

The Control switch controls two flip-flops designated Go and Ht, which, in turn, control the state of the computer.

$$\overline{\text{Go}} \overline{\text{Ht}} = \text{Halt, Ready to run}$$

$$\text{Go} \overline{\text{Ht}} = \text{Run}$$

$$\text{Go} \text{Ht} = \text{Run, but the computer will halt at completion of the Instruction}$$

$$\overline{\text{Go}} \text{Ht} = \text{Halt, the computer will not run until the switch is returned to Idle and back to Step or Run}$$

Refer to the control switch diagram for the following discussion.

The two signals supplied by the Control switch are Ks , which is true when the switch is in the Step position, and Kg , which is true when the switch is in the Run position. Both of these signals are false when the switch is in the Idle position.

If the switch is put in Run, the Go flip-flop is set at the next Tp .

$$\text{sGo} = \text{Tp} \text{Kg} \overline{\text{Ht}} - - - + - - -$$

The Ht flip-flop is not set to stop the computer unless: a Halt instruction is executed, the switch is placed in Idle, or a parity error occurs with the Parity Override switch in the Halt position or while the Control switch is in the Step position.

$$\begin{aligned} \text{sHt} = & \overline{\text{Kg}} \text{Go} \text{T0 End} + \text{T0 } \overline{\text{O5}} \overline{\text{O1}} \overline{\text{O2}} \overline{\text{O5}} \overline{\text{Int}} \\ & + \text{Cp Tp} \text{Kp} \overline{\text{Ts}} + - - - \end{aligned}$$

During a Halt instruction Ht is set at T0 and Go is then reset at Tp .

$$\text{rGo} = \text{Tp End} \overline{\text{Sk}} \text{Ht} + - - -$$

The Ht flip-flop remains set until the switch is returned to Idle.

If the switch is set to Idle when the computer is running, Ht is set at T0 just before the end of the instruction is being performed,

$$\text{sHt} = \overline{\text{Kg}} \text{Go} \text{T0 End} + - - -$$

and Go is reset at the next clock time, Tp , stopping the computer.

$$\text{rGo} = \text{Tp End Ht} \overline{\text{Sk}} + - - -$$

Then Ht is reset, since Go is in the reset state.

$$\text{rHt} = \overline{\text{Ks}} \overline{\text{Kg}} \overline{\text{Go}} \overline{\text{Cp}} \text{T24} + - - -$$

If the switch is depressed to the Step position, Go is set at the next Tp time and the instruction set up in the C register is performed.

$$\text{sGo} = \text{Tp} \text{Ks} \overline{\text{Ht}} - - - + - - -$$

At T0 of the last cycle of the instruction, Ht is set and at Tp , Go is reset, and the computer idles. As long as the switch is held in the Step position, Ht stays set preventing Go from being set again. When the switch is released, Ht is reset;

GH Counter	RUN	IDLE	STEP	← Position of control switch
	$\textcircled{K_g}$ $\textcircled{\overline{K_s}}$	$\textcircled{\overline{K_g}}$ $\textcircled{\overline{K_s}}$	$\textcircled{\overline{K_g}}$ $\textcircled{K_s}$	← Outputs from control switch
$\overline{Go} \overline{Ht}$				← Halt, ready to go
Advance	$Tp \textcircled{K_g} \overline{Ht}$		$Tp \textcircled{K_s} \overline{Ht}$	← Set Go
$Go \overline{Ht}$				← Go, computer will run until a halt occurs or the switch is placed in idle, or the computer will perform one instruction if the switch is in the step position.
Advance	$T0 \overline{O5} \overline{01} \overline{02} \overline{05} \overline{Int} + Cp Tp \textcircled{\overline{K_p}} \overline{Ts}$		$T0 \text{End} \textcircled{\overline{K_g}} Go$	← Set Ht
$Go Ht$				← Go but the computer will halt upon completion of the instruction.
Advance	$Tp \text{End} Ht \overline{Sk}$			← Reset Go
$\overline{Go} Ht$				← Halt, the computer will not go until the switch is placed in idle.
Advance		$\overline{Go} \textcircled{\overline{K_s}} \textcircled{\overline{K_g}} \overline{Cp} T24$		← Reset Ht (idle position)
$\overline{Go} \overline{Ht}$	Halt			

FIGURE 15
CONTROL SWITCH




FIGURE 16
CONTROL PANEL

but now Go has lost its \textcircled{Ks} input requirement.

The Go flip-flop controls whether the computer executes instructions or not. It does so by inhibiting Oxc, which sets up the new operation code. Therefore, a NOP (20) instruction is set up in the O register and is performed repetitively.

$$\begin{aligned} \text{Oxc} &= \text{O0 Go T24 } \overline{\text{Ia}} \overline{\text{C2}} + \dots \\ \text{Oc} &= \text{Tp End} + \dots \end{aligned}$$

The P register does not shift while Go is reset so that it cannot be incremented and can be displayed on the control panel.

$$\text{Pg} = \dots \text{Q2 } \overline{\text{Ts}} \text{Go} + \dots$$

The transfer from the M register to the C register is inhibited so that the word set up in C is not destroyed.

$$\text{Cxm} = \text{Tp End Go} + \dots$$

C does not shift in the execution of a NOP instruction regardless of Go because repetitive NOP executions hold the phase counter in phase O5 where C does not shift.

REGISTER SWITCH

When Go and Ht are both reset, it is possible to display the A, B or X registers in place of the C register. This is accomplished by interchanging the contents of the register to be displayed and the C register. The contents must, of course, be switched back before computation is resumed.

IDLE

Two flip-flops, Dc and Su, in the computer, "remember" which of these registers is being displayed in the C register.

$$\begin{aligned} \overline{\text{Dc}} \overline{\text{Su}} &= \text{C Register} \\ \overline{\text{Dc}} \text{Su} &= \text{B Register} \\ \text{Dc } \overline{\text{Su}} &= \text{A Register} \\ \text{Dc } \text{Su} &= \text{X Register} \end{aligned}$$

When the computer first reaches the $\overline{\text{Go}} \overline{\text{Ht}}$ configuration, Dc and Su are both reset indicating that all registers are home (the contents are in their original registers).

$$\begin{aligned} \text{rDc} &= \text{Tp End Go} + \dots \\ \text{rSu} &= \text{Tp End Go} + \dots \end{aligned}$$

If the switch is turned to the "A" position, then at the next T24 time a flip-flop designated Ex (exchange) is set.

$$\text{sEx} = \dots \overline{\text{Ts}} \text{T24 } \overline{\text{Go}} \overline{\text{Ht}} \overline{\text{Dc}} \textcircled{\text{Ka}'} + \dots$$

Ex controls the timing of the actual interchange and is set for one cycle time.

$$rEx = T0 F1$$

While Ex is set and the switch is in the "A" position, the C and A registers exchange contents.

$$\begin{aligned} sAw &= Anr \text{ Ex } C23 + - - - \\ Anr &= \text{Ex } (Ka) + - - - \end{aligned}$$

The C register is enabled by Ex.

$$\begin{aligned} Cs &= \text{Ex } + - - - \\ sC0 &= \text{Ex } (Ka) An + - - - \end{aligned}$$

At pulse time T0 the flip-flops are set to Dc \overline{Su} indicating that the contents of the A register are in the C register.

$$sDc = \text{Ex } T0 \overline{Dc} (Ka) + - - -$$

Now if the switch is rotated, it must first pass through the (Kc) position. Ex is set the next T24 time after the switch reaches the C position,

$$\begin{aligned} sEx &= T24 \overline{Ts} \overline{Go} \overline{Ht} Dc (Kc') (\overline{Kf}) + - - - \\ rEx &= T0 F1 \end{aligned}$$

and again A and C exchange

$$\begin{aligned} sAw &= Anr \text{ Ex } C23 + - - - \\ Anr &= \text{Ex } Dc \overline{Su} + - - - \\ sC0 &= \text{Ex } Dc \overline{Su} An \end{aligned}$$

At Ex T0 the flip-flops change back to the $\overline{Dc} \overline{Su}$ configuration.

$$rDc = \text{Ex } T0 Dc + - - -$$

There are two sets of contacts on the Register switch. One set is "break before make" and the other set is "make before break." The "break before make" contacts are indicated by the ' (prime) and are used to set Ex. The "make before break" contacts are used to control the exchanges. This ensures that the exchanges will not be interrupted by bouncing contacts, since the "exchange" contacts are well made before Ex is set. If the Register switch is turned to the (Kb) position, Ex is set at T24,

$$\begin{aligned} sEx &= T24 \overline{Ts} \overline{Go} \overline{Ht} \overline{Su} (Kb') + - - - \\ rEx &= T0 F1 \end{aligned}$$

the B and C registers interchange,

$$\begin{aligned} sBw &= Bnr \text{ Ex } C23 + - - - \\ Bnr &= \text{Ex } (Kb) \\ sC0 &= \text{Ex } (Kb) Bn + - - - \end{aligned}$$

and at T0 the flip-flops are set in the $\overline{Dc} \overline{Su}$ configuration:

$$sSu = Ex \ T0 \ \overline{Su} \ (Kb) + - - -$$

If the switch is advanced further to the (Kx) position, it first advances through another (Kc') position, which causes the registers to first return home and the Dc and Su flip-flops to be reset to the $\overline{Dc} \ \overline{Su}$ configuration. If the Register switch is not at the C position when the Control switch is placed into Step or Run, Ex comes on to send the registers home.

$$sEx = T24 \ \overline{T_s} \ \overline{Go} \ \overline{Ht} \ (Dc + Su) \ ((Ks) + (Kg)) + - - -$$

$$rEx = T0$$

For example, if in the (Kx) position, the C and X registers interchange,

$$sXw = Xnr \ Ex \ C23 + - - -$$

$$Xnr = Ex \ Dc \ Su + - - -$$

$$sC0 = Ex \ Dc \ Su \ Xn + - - -$$

and at T0 the flip-flops will be set in the $\overline{Dc} \ \overline{Su}$ configuration,

$$rDc = Ex \ T0 \ Dc + - - -$$

$$rSu = Ex \ T0 \ Su + - - -$$

and the Go flip-flop is not set to start computation until the registers are home.

$$sGo = \overline{Dc} \ \overline{Su} \ Tp \ ((Kg) \ \overline{Ht} + (Ks) \ \overline{Ht})$$

The Register switch can, of course, be turned safely while the computer is running, since Dc and Su are not concerned with the register position at this time and Ex will be reset.

During the Step operation the C register is displayed when the Control switch is held down because Ht remains set. When the control switch is released, Ht is reset and the Register switch may cause an exchange. If the computer halts due to a Halt instruction or a parity error, an exchange cannot occur until the Control switch is returned to Idle, or in the case of a parity error, until the Parity Override switch is put in the Continue position.

MANUAL CONTROL SWITCHES

There are several manual switches on the front panel for controlling the computer. The Control and Register switches have just been discussed in the preceding pages, and the Fill and Start switches are discussed on the following pages. The others are described below.

Hold:

The Hold switch, (Kr), inhibits the incrementing of the P register. It does so by disabling Pg which enables the P register.

$$Pg = (Kr) \ Q2 \ \overline{T_s} \ Go - - -$$

Parity Override:

The Parity Override switch, (Kp) , when it is in the "Continue" position, disables the gate which causes the computer to halt if there is a memory parity error.

$$sHt = C_p T_p G_o (Kp) \overline{T_s} + \dots$$

If the switch is in the Halt position, it does not allow C_p to be reset after a parity error.

$$rC_p = (\overline{Kp}) H_t + \dots$$

Clear:

The Clear switch, (Kcr) , clears the C register by causing it to shift to the right; zeros are shifted in at the left.

$$C_s = (Kcr) + \dots$$

C Load Switches:

The C register Load switches ($(Kc0) \longrightarrow (Kc23)$) set the individual C register flip-flops.

$$sC_0 = (Kc_0) + \dots$$

$$sC_{23} = (Kc_{23}) + \dots$$

Due to the auxiliary DC inputs on the repeater flip-flops, the C register need not be enabled for this load operation.

Breakpoint Switches:

The Breakpoint switches are four program switches on the control panel, whose state can be tested for by the computer with the SKS instruction.

$$\begin{aligned} S_{ks} &= C_{10} \overline{C_{11}} C_{15} (Kb_1) \\ &+ C_{10} \overline{C_{11}} C_{16} (Kb_2) \\ &+ C_{10} \overline{C_{11}} C_{17} (Kb_3) \\ &+ C_{10} \overline{C_{11}} C_{18} (Kb_4) \end{aligned}$$

Enable Switch:

The Enable switch, (En) , forces the enabling of the interrupt system, regardless of the state of the Enable flip-flop, En .

$$sInt = T_{10} I_r E_{nd} (En + (En)) + \dots$$

START AND FILL SWITCHES

When the computer is first turned on, certain flip-flops must be cleared or set in specified configurations to enable the start of operation.

The Start switch, (St), on the front panel performs this function.

This switch clears the Overflow, the Memory Parity, Skip, and the Enable flip-flop.

$$rOf = (\text{St}) + - - -$$

$$rCp = (\text{St}) + - - -$$

$$rSk = (\text{St}) + - - -$$

$$rEn = (\text{St}) + - - -$$

The C register is cleared making ready for a Halt instruction (00).

$$Cs = (\text{St})(\overline{Tp} \overline{T24}) + - - -$$

The Start switch also clears the W Buffer and the P register, Go, Dc and Su are all reset and Ht is set.

$$Wc = (\text{St})(T0 - T5) + - - -$$

$$Pg = (\text{St}) + - - -$$

$$rGo = (\text{St}) + - - -$$

$$sHt = (\text{St}) + - - -$$

$$rDc = (\text{St}) + - - -$$

$$rSu = (\text{St}) + - - -$$

If there is a program still in the computer, then a BRU to the start of the program should be set up manually in the C register, and the Control switch placed in the Run position. Then the BRU in the C register is executed and the computer is in operation.

If there is no program in memory, then the Control switch should be placed in the Run position and the Halt instruction in the C register will be executed. The computer halts in the \overline{Go} Ht configuration. The Ex flip-flop does not cause the exchange of any registers regardless of the Register switch because Ht is on. Then the Fill switch, (Kf), is pushed to force the reading of a bootstrap program. The Fill switch, (Ki), sets up the W Buffer to read at four characters per word from photo-reader No. 1. It also forces a WIM00002 instruction into the C register, and it turns off the Ht flip-flop.

$$sC4 = (\text{Kf}) + - - -$$

$$sC5 = (\text{Kf}) + - - -$$

$$sC7 = (\text{Kf}) + - - -$$

$$sC22 = (\text{Ki}) + - - -$$

$$rHt = (\text{Kf}) + - - -$$

The Fill switch also forces a (-7) into the X register.

$$sXw = (\text{Kf}) \overline{T21} \overline{T22} + \dots$$

$$Xnr = (\text{Kf}) (T21 + T22) + \dots$$


This places zeros in positions T21 and T22 and ones in all other positions.

When the Fill switch is released, the Go flip-flop usually turns on at the next T_p time. The computer executes the WIM instruction (input from the W Buffer) when the first word from the tape is ready in the buffer. This word is inserted in memory location 0002. The program counter was cleared with the Start button, it counted once in executing the Halt instruction, and the next instruction is picked up from address 0002. This word is the one just read in from the tape.

The first eight words on the tape should be the following:

<u>Location in Memory</u>	<u>Instruction</u>
000 2	2 WIM00012
000 3	BRX00002
000 4	LDX00011
000 5	2 WIM00000
000 6	SKS21000 (Buffer Ready)
000 7	BRX00005
001 0	(First Instruction)
001 1	(Starting Address with Ia Tag)

A flow chart of the program is shown below:



While the Fill switch is held down, Ht is turned off, but neither Go nor Ex will go until the Fill switch is released.

$$sGo = \overline{Dc} \overline{Su} \overline{Ts} Tp \overline{Ht} (- - -) \textcircled{Kf}$$

$$sEx = \overline{Ts} \textcircled{Kf} T24 \overline{Go} \overline{Ht} (- - -$$

If, when the switch is released, Go comes on at Tp time, then Ex will be inhibited by Go. If Ex is set first (at T24), then an exchange will occur if the Register switch is not at C. However, Go will not be set until a second exchange returns the register contents home, since the setting of Go requires ($\overline{Dc} \overline{Su}$), and Ex will be set the second time because the Control switch is in the Run position (\textcircled{Kg}).

INSTRUCTIONS

A detailed description of each instruction is included in this material. An intimate knowledge of all preceding descriptions and the Reference Manual is assumed. For additional information on phase changes refer to the phase counter.

SKIP AND BRANCH INSTRUCTIONS

Instruction 01 (BRU)



During phase $\emptyset 0$ the address field in the C register is shifted through the adder for possible indexing and into the P register, and the next instruction is accessed from this address. The P register is enabled by Pg,

$$Pg = \textcircled{Kr} Q2 \overline{Ts} Go \emptyset 0 \overline{Ia} \overline{O2} \overline{O3} + \dots$$

The new address is received by P1,


$$sP1 = \emptyset 0 \overline{Ia} \overline{O2} \overline{O3} Add + \dots$$

and Xz and Yz perform the indexing, if any.

$$Xz = Xn Ix \overline{F1} \overline{F3} \overline{Ts} + \dots$$

$$Yz = C23 \overline{F1} \overline{F3} + \dots$$

Instruction 40 (SKS)



Instruction 40 advances directly to phase $\emptyset 5$ at $\emptyset 0 T24$. During phase $\emptyset 5$ the Sk (Skip) flip-flop will be set if Sks is true.

$$sSk = \emptyset 5 01 \overline{O4} T0 Sks + \dots$$

Sks will represent one of thirteen internal signals, or one of N external signals which have been specified by the instruction address.

$$\begin{aligned}
Sks &= + - - - \\
&+ C10 \overline{C11} C19 \overline{Ye} \\
&+ C10 \overline{C11} C20 \overline{We} \\
&+ C10 \overline{C11} C21 En \\
&+ C10 \overline{C11} C22 \overline{En} \\
&+ C10 \overline{C11} C23 \overline{Of} \\
&+ \overline{C10} C11 Sio \\
&+ C10 C11 Ssc \\
&+ - - - - \\
&+ - - - -
\end{aligned}$$


Sio and Ssc represent external signals used for additional skip inputs. If Sk is set at T0, then the phase counter is advanced to phase $\Phi 7$ to increment P again and perform the skip.

$$\begin{aligned}
sF2 &= Tp \overline{Ts} Sk - - - - + - - - - \\
sIa &= T24 \Phi 7 Sk \\
rSk &= \Phi 7
\end{aligned}$$

If Sk was not set, the phase counter will reset to phase $\Phi 0$.

$$\begin{aligned}
rF1 &= Tp End \overline{Sk} \\
rF3 &= Tp End \overline{Sk}
\end{aligned}$$

Instructions 53, 70, 72 and 73



During phase $\Phi 0$ of the above instructions the operand is accessed from memory in the usual manner, and then the phase counter is advanced to phase $\Phi 6$.

During phase $\Phi 6$ the Sk flip-flop will determine if a skip is to occur.

Instruction 53 (SKN) will set the Sk flip-flop at T0 if the operand was negative.

$$sSk = 01 \overline{02} 03 \overline{04} 05 06 \Phi 6 T0 C23 + - - -$$

Note that the sign of the operand has been shifted to C23, by T0 time.

Instructions 70 (SKM) and 72(SKA) preset the Sk flip-flop at T24 time.

$$sSk = 01 03 \overline{04} \overline{06} \Phi 6 T24 + - - -$$

Instruction 70 will reset Sk if the contents of A and C (operand) differ when B is a "one".

$$rSk = 01\ 03\ \overline{04}\ \overline{05}\ \emptyset 6\ \overline{Tp}\ \overline{T24}\ Bn\ (\overline{An}\ C23 + An\ \overline{C23}) + \dots$$

If Sk is left in a set condition, then the skip will occur.

Instruction 72 will reset Sk if the operand and (A) compare "ones".


$$rSk = 01\ 03\ \overline{04}\ 05\ \overline{06}\ \emptyset 6\ \overline{Tp}\ \overline{T24}\ C23\ An + \dots$$

Instruction 73, (SKG) will set Sk if A has a "1" bit and C has a "0" in the corresponding bit position; Sk will reset for the opposite condition. If 2 bits in corresponding bit positions in the registers compare, Sk remains in its current state. Since the sign bits have negative weights, the reverse logic applies at T0; and since the least significant bits arrive first, the final state of Sk is determined by which register contains the larger number.

$$\begin{aligned} sSk &= 01\ 02\ 03\ \overline{04}\ 05\ 06\ \emptyset 6\ \overline{Tp}\ \overline{T24}\ \overline{T0}\ An\ \overline{C23} \\ &\quad + 01\ 03\ \overline{04}\ 05\ 06\ \emptyset 6\ T0\ C23\ \overline{An} + \dots \\ rSk &= 01\ 03\ \overline{04}\ 05\ 06\ \emptyset 6\ \overline{Tp}\ \overline{T24}\ \overline{T0}\ \overline{An}\ C23 \\ &\quad + 01\ 03\ \overline{04}\ 05\ 06\ \emptyset 6\ T0\ An\ \overline{C23} + \dots \end{aligned}$$

and a skip will or will not occur accordingly.

Instruction 41 (BRX)



In phase 00 the address portion of the instruction is shifted into the P register through the adder as indexing may simultaneously take place.


$$sP1 = \overline{02}\ \overline{03}\ \emptyset 0\ \overline{Ia}\ Add + \dots$$

The previous number in P must be saved in case a transfer does not take place; therefore, it is shifted into the C register.

$$sC0 = \overline{02}\ \overline{03}\ \emptyset 0\ \overline{Ia}\ P14\ Q2$$

The X register is incremented during phase 00 with \overline{Sk} being used as a carry in a half adder. Sk will come in to 00 in a reset state.

$$\begin{aligned} sSk &= 01\ \overline{05}\ \overline{02}\ \overline{03}\ \emptyset 0\ \overline{Ia}\ \overline{Xn}\ \overline{Tp}\ \overline{T24}\ \overline{T0} + \dots \\ rSk &= \emptyset 0\ T0 + \dots \\ sXw &= 01\ \overline{05}\ \overline{02}\ \overline{03}\ \emptyset 0\ \overline{Ia}\ (\overline{Xn}\ \overline{Sk} + Xn\ Sk) + \dots \\ Xnr &= \emptyset 0\ \overline{Ia}\ \overline{02}\ \overline{03}\ 01\ \overline{05} + \dots \end{aligned}$$



Note: Dashed lines indicate newly formed X9 bit is not a "one".

← TIME

FIGURE 17
TIMING: INSTRUCTION 41 (BRX)

Example:

Xn 1 0 1 0 0 1 1
 Sk 1 1 1 1 0 0 0
 sXw 1 0 1 0 1 0 0

At T9 the P register is transferred to S to access the instruction for branching. If the newly formed X9 bit is a "one", the branch will occur. The Xw flip-flop is gated at T8 to reset the 01 instruction code flip-flop. This changes the operation code from 41 to 01,

$$r01 = 01 \overline{02} \overline{03} \overline{05} \overline{00} \overline{Ia} Xw Mc Q1 + Oc$$

where Mc is the pulse to the memory and occurs at T8.

If 01 is reset, the phase $\overline{00}$ cycle becomes an End cycle since,

$$End = \overline{05} + \overline{06} + \overline{07} + \overline{00} \overline{Ia} \overline{01} \overline{02} \overline{03}$$

However, it becomes an End cycle too late for a possible interrupt operation. The X register also starts to recirculate (stops incrementing) and the carry into X normally does not go beyond X8. There is no carry beyond X8 unless X becomes positive, at which time the carry can extend to X0.

If 01 is not reset T8 $\overline{00}$, then the phase changes to $\overline{06}$ at Tp and the instruction (41) continues operation.

$$sF1 = Tp \overline{Ia} \overline{00} 01 (\overline{04} + \overline{05}) + - - -$$

$$sF2 = Tp \overline{Ia} \overline{00} 01 \overline{02} + - - -$$

The C register is not altered at Tp; the word from memory is simply regenerated without being used.

During phase $\overline{06}$ the original contents of P which were shifted to C must be shifted back to P and be incremented.


$$sIa = T24 F1 \overline{F3} \overline{Ij} + - - -$$

$$sP1 = 01 \overline{02} \overline{04} \overline{05} 06 \overline{06} (C23 \overline{Ia} + \overline{C23} Ia)$$

$$rIa = \overline{C23} \overline{06} 01 \overline{02} \overline{04} \overline{05} 06 \overline{T24} + - - -$$

At T9 this shift is completed and P is transferred in parallel to S to access the next instruction in sequence.

Instruction 43 (BRM)



During phase $\overline{00}$ the contents of the P register are shifted to the C register for eventual storage,

$$sC0 = \overline{00} \overline{Ia} \overline{02} \overline{03} P14 Q2 + - - -$$

and the contents of the overflow flip-flop are shifted into C.

$$sC0 = \overline{00} \overline{Ia} \overline{02} \overline{03} Of T0 + - - -$$

$$Cs = \overline{Tp} \overline{T24} \overline{F1} \overline{F2} + - - -$$

The address portion of the instruction is shifted into the P register.

$$P_g = \text{Kr} \ Q2 \ \bar{T}_s \ Go \ \emptyset0 \ \bar{I}_a \ \bar{02} \ \bar{03} \ + \ - \ - \ -$$

$$sP1 = \emptyset0 \ \bar{I}_a \ \bar{02} \ \bar{03} \ Add \ + \ - \ - \ -$$

There may be indexing taking place. At T9 the new address in the P register is transferred to the S register to set up the address for storage.

$$S_{xp} = T9 \ \bar{02} \ \bar{03} \ \bar{I}_a \ \emptyset0 \ + \ - \ - \ -$$

At T_p of $\emptyset0$ the M register is cleared and at T₂₄ of $\emptyset6$ the contents of the C register will be transferred to M for storage in core memory.


$$M_c = T_p \ \emptyset0 \ \bar{I}_a \ \bar{02} \ \bar{03} \ 05 \ + \ - \ - \ -$$

$$sP0 = M_c \ T_p \ + \ - \ - \ -$$

$$M_{xc} = P0 \ T24$$

During phase $\emptyset6$ storage will take place, P will be incremented, and the next instruction accessed.

Instruction 51 (BRR)



In phase $\emptyset0$ the contents of the memory location are accessed in the usual manner. The C register shifts through the adder around to itself for possible indexing. At T₁₀ the S register is cleared; at T₉ the upper part of the C register is transferred in parallel to S (S_{xc}); and at $\emptyset0$ T_p the M register is transferred to C, (C_{xm}) and the phase changes to phase $\emptyset6$.

During phase $\emptyset6$ the operand, in C, shifts to the P register. The I_a flip-flop is preset and increments the contents of C as it shifts to P.

$$sI_a = T24 \ F1 \ \bar{F3} \ + \ - \ - \ -$$

$$rI_a = \bar{C23} \ \emptyset6 \ 01 \ \bar{02} \ \bar{04} \ \bar{05} \ 06 \ \bar{T24} \ + \ T0 \ F1 \ + \ - \ - \ -$$

$$sP1 = \emptyset6 \ 01 \ \bar{02} \ \bar{04} \ \bar{05} \ 06 \ (C23 \ \bar{I}_a \ + \ \bar{C23} \ I_a)$$

The contents of C₀ are stored in the overflow flip-flop (true side only).

$$sOf = (\emptyset6 \ 01 \ \bar{02} \ \bar{03} \ \bar{04} \ \bar{05} \ 06) \ C0 \ T24 \ + \ - \ - \ -$$


At T₁₀ the S register is cleared; at T₉ $\emptyset6$ the new contents of P are transferred to S to access the memory for the next instruction. At T_p $\emptyset6$ the next instruction is brought from memory and this instruction ends. The phase counter is reset to phase $\emptyset0$.

$$C_{xm} = T_p \ End \ Go \ + \ - \ - \ -$$

$$rF1 = rF2 = rF3 = T_p \ End \ \bar{S}_k$$

MEMORY INCREMENT INSTRUCTION

Instruction 61 (MIN)



During phase $\emptyset 0$ the operand to be incremented will be accessed from memory in the usual manner and indexing or indirect addressing may occur.

The phase counter is then advanced to phase $\emptyset 4$ and C is shifted to the right one cycle time.

$$Cs = \overline{Tp} \overline{T24} F1 \overline{F3} + \dots$$

The incrementing is performed by using Cz (carry flip-flop) in a half adder and the sum is returned to Co,

$$\begin{aligned} sC0 &= \emptyset 4 \ 01 (\overline{C23} Cz + C23 \overline{Cz}) + \dots \\ sCz &= \emptyset 4 \ 01 T24 + \dots \\ rCz &= Tp + \overline{T24} \overline{Su} \overline{Xz} \overline{Yz} + \dots \end{aligned}$$

where

$$Yz = F1 C23 \ 06 \overline{Rf} + \dots$$

If the instruction code is (61), then the Yz input will represent C23 and Cz will be reset the first time C23 is false. Therefore, the operand is incremented by (+ 1)

Example:

$$\begin{array}{r} C23 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 1 \\ Cz \ \underline{0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1} \\ sC0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0 \end{array}$$

An overflow can occur during this arithmetic operation.

$$sOf = 01 \ \emptyset 4 \ T0 \ \overline{Yz} Cz + \dots$$


During phase $\emptyset 7$ the operand is transferred from C to M by Mxc,

$$Mxc = T24 \ F0$$

and is stored in memory.

STORE INSTRUCTIONS

Instructions 35 (STA), 36 (STB), 37 (STX)



During phase $\emptyset 0$ the address is shifted through the adder for possible indexing, and

at T9 is transferred (Sxc) to the S register to address the store location.

The phase counter advances to phase ϕ_6 for one pulse time and is reset to phase ϕ_4 .

During phase ϕ_4 the information to be stored is shifted into the C register.

$$Cs = \overline{T_p} \overline{T_{24}} F1 \overline{F3} + - - -$$


Instructions 35, 36, and 37 store the contents of the A, B and X registers, respectively.

$$\begin{aligned} sC0 &= \phi_4 \overline{01} \ 04 \ 05 \ 06 \ X_n \\ &+ \phi_4 \overline{01} \ 04 \ \overline{05} \ A_n \\ &+ \phi_4 \overline{01} \ 04 \ \overline{06} \ B_n \end{aligned}$$

At the completion of phase ϕ_4 the counter advances to phase ϕ_7 and the information will be transferred to the M register and stored.

LOAD INSTRUCTIONS

Instructions 71, 75, 76, and 77



During phase ϕ_0 the operand is accessed in the usual fashion and transferred to the C register at T_p . During phase ϕ_6 the operand is shifted into the designated registers depending upon the instruction code.

$$Cs = \overline{T_p} \overline{T_{24}} F1 \overline{F3} + - - -$$

For Instruction 71 (LDX):

$$\begin{aligned} sX_w &= X_{nr} \ 01 \ 03 \ \overline{04} \ \phi_6 \ C_{23} + - - - \\ X_{nr} &= 01 \ 03 \ \overline{04} \ \phi_6 \ 02 \ 05 \ 06 + - - - \end{aligned}$$

For Instruction 75 (LDB):

$$\begin{aligned} sB_w &= B_{nr} \ 03 \ C_{23} + - - - \\ B_{nr} &= 01 \ 02 \ 03 \ 04 \ \overline{05} \ \phi_6 \end{aligned}$$

For Instruction 76 (LDA):

$$\begin{aligned} sA_w &= A_{nr} \ 01 \ 02 \ 03 \ 04 \ C_{23} \\ A_{nr} &= 01 \ 02 \ 03 \ 04 \ \overline{06} \ \phi_6 + - - - \end{aligned}$$

Instruction 77 (EAX) causes the effective address of the instruction to be shifted through the adder and into the X register during phase ϕ_0 .


$$\begin{aligned} sX_w &= X_{nr} \ 01 \ 02 \ 03 \ 04 \ \text{Add} + - - - \\ X_{nr} &= 01 \ 02 \ 03 \ 04 \ 05 \ 06 \ \overline{I_a} \ \phi_0 \ Q_2 \end{aligned}$$

The input to the adder is as usual during phase ϕ_0 .

During phase ϕ_6 the P register is incremented, and at T_p the phase counter is reset to phase ϕ_0 .

INPUT INSTRUCTIONS

Instruction 30 (YIM) and 32 (WIM)



During phase $\emptyset 0$ the operand is accessed in the normal fashion and transferred to the C register at T_p (although it will not be used). At $T_p \emptyset 0 \bar{I}a$ the F2 flip-flop is set for either phase $\emptyset 2$ or phase $\emptyset 6$.

$$sF2 = T_p \bar{I}a \emptyset 0 \emptyset 3$$

If the Buffer (W or Y) is ready to receive data, the "Ready" flip-flop Rf is set either during phase $\emptyset 0$ or phase $\emptyset 2$.

$$sRf = \bar{T}s \bar{\emptyset 1} \emptyset 3 \bar{\emptyset 4} \bar{I}a \bar{F}1 \bar{F}3 [\bar{W}f (W0 + \bar{W}9) \emptyset 5 \bar{\emptyset 6} \\ + \bar{Y}f (Y0 + \bar{Y}9) \bar{\emptyset 5}]$$

$$rRf = T_p \text{End} \bar{S}k \bar{T}s + - - -$$

The W and Y terms are buffer terms which signal that the respective buffer is ready to transfer a new word to memory. The F1 flip-flop is set forming phase $\emptyset 6$ only if Rf is set.

$$sF1 = \bar{T}s T_p \bar{\emptyset 1} \emptyset 3 \bar{I}a \bar{F}1 \bar{F}3 Rf \bar{\emptyset 4} + - - -$$

At $\emptyset 6 T24$ the F2 flip-flop is reset and the phase changes to phase $\emptyset 4$. During phase $\emptyset 4$ the buffer is shifted into the C register.

$$Cs = F1 \bar{F}3 \bar{T}p \bar{T}24 + - - - \\ sC0 = \emptyset 4 \bar{\emptyset 1} \bar{\emptyset 4} \bar{\emptyset 5} \bar{\emptyset 6} \textcircled{Yn} \\ + \emptyset 4 \bar{\emptyset 1} \bar{\emptyset 4} \emptyset 5 \bar{\emptyset 6} Wn$$

The address in the S register is not altered and the word in memory is interrogated again. Mc clears the memory register (M) at T_p ,

$$Mc = T_p \emptyset 4 + - - -$$

and P0 remembers to write in the memory.

$$sP0 = Mc T_p \\ rP0 = P0 T24 \\ Mxc = P0 T24$$

During phase $\emptyset 4$ the P register is incremented. At $\emptyset 4 T_p$ the phase counter changes to phase $\emptyset 7$. During phase $\emptyset 7$ the data is generated in the memory and the next instruction is accessed.





FIGURE 18
TIMING: INSTRUCTION 30, 32

Instruction 33 (PIN)



During phase $\Phi 0$ the storage address is transferred to the S register in the usual fashion.

The phase counter then advances to phase $\Phi 2$, as this phase cannot be by-passed on instruction code 33. This allows at least one cycle time for the parallel input transfer to occur. The ready flip-flop Rf is not set until phase $\Phi 2$, where Rt is the appropriate external ready signal for input.

$$sRf = \overline{01} \ 03 \ \overline{Ia} \ \overline{F1} \ \overline{F3} \ \overline{Ts} \ \Phi 2 \ 06 \ Rt \ \overline{Q2} \ \overline{04} + \dots$$

During phase $\Phi 2$ a signal designated Pin is generated to indicate that the input lines are being strobed.

$$Pin = Cxi \ Q1$$

F1 will not be set to advance to phase $\Phi 6$ until the Rf flip-flop is set.

$$sF1 = \overline{Ts} \ T_p \ \overline{01} \ 03 \ \overline{Ia} \ \overline{F1} \ \overline{F3} \ Rf \ \overline{04} + \dots$$

The external information is transferred in parallel to the C register via lines Cd0, Cd1, - - - - Cd23. These are gated by:

$$Cxi = 02 \ 06 \ \Phi 2$$

$$Cg = Cxi \ Q1 + \dots$$

During phase $\Phi 4$ the C register shifts around to itself, parity is generated and a completion signal, Rti, is also generated.

$$Cs = \overline{T_p} \ \overline{T24} \ F1 \ \overline{F3} + \dots$$

$$Cg = Cs + \dots$$

$$sC0 = \Phi 4 \ \overline{01} \ \overline{04} \ 06 \ C23 + \dots$$

$$sC24 = \overline{T24} \ \overline{T23} \ C0 \ \overline{C24}$$

$$rC24 = T23 + \overline{T24} \ \overline{T23} \ C0 \ C24 + \textcircled{St}$$

$$Rti = \Phi 4 \ \overline{01} \ \overline{04} \ 06$$

During phase $\Phi 4$ the P register is incremented and during phase $\Phi 7$ the information is generated in memory.

OUTPUT INSTRUCTIONS

Instructions 10 (MIY) and 12 (MIW)



During phase $\Phi 0$, the operand is accessed in the normal fashion and transferred to the C register. At $T_p \ \Phi 0 \ Ia$, the F2 flip-flop is set for either phase $\Phi 2$ or phase $\Phi 6$.

$$sF2 = T_p \ \overline{Ia} \ \Phi 0 \ 03 + \dots$$

If the buffer is ready to receive a new word, the ready flip-flop is set during either phase $\emptyset 0$ or $\emptyset 2$.


$$sRf = \overline{T_s} \overline{C1} \overline{03} \overline{04} \overline{Ia} \overline{F1} \overline{F3} \left[\overline{Wf} (W0 + \overline{W9}) \overline{05} \overline{06} + (\overline{Yf} (Y0 + \overline{Y9})) \overline{05} \right] + \dots$$

$$rRf = T_p \text{ End } \overline{Sk} \overline{T_s} + \dots$$

Therefore, if the buffer is ready before the instruction is given, phase $\emptyset 2$ is not reached and the phase counter goes directly to phase $\emptyset 6$. If the buffer is not ready, the computer remains in phase $\emptyset 2$ until Rf is set by the buffer. In phase $\emptyset 2$ the C register does not shift.

During phase $\emptyset 6$ the C register is shifted into the W or Y Buffer Word Assembly registers. At T_p the phase counter is reset to phase $\emptyset 0$.

Instruction 13 (POT)



During phase $\emptyset 0$ the operand is accessed in the normal fashion and transferred to the C register at T_p . During instruction 13 phase $\emptyset 2$ cannot be by-passed, even if the external buffer is ready. This allows at least one cycle time for the parallel output transfer to occur. The ready flip-flop is not set until phase $\emptyset 2$.

$$sRf = \overline{01} \overline{03} \overline{04} \overline{F1} \overline{F3} \quad \emptyset 2 \quad 06 \quad Rt \quad Q2 \quad \overline{Ia} \quad \overline{T_s} + \dots$$

$$rRf = T_p \text{ End } \overline{Sk} + \dots$$

Rt is the appropriate external ready signal for output.

During phase $\emptyset 2$ two signals are generated for external use. Pot 1 indicates that the information is being presented. Pot 2 can be used as a "strobe" signal for setting external flip-flops.

$$\text{Pot 1} = \overline{F1} \overline{F2} \overline{F3} \overline{T_s} \overline{02} \quad 06$$

$$\text{Pot 2} = \emptyset 2 \quad \overline{02} \quad 06 \quad Q1$$

F1 will not be set for advancing to phase $\emptyset 6$ until the Rf flip-flop is set.

$$sF1 = \overline{T_s} \quad T_p \quad \overline{01} \quad 03 \quad \overline{Ia} \quad \overline{F1} \quad \overline{F3} + \dots$$

Memory parity for the output data is checked during $\emptyset 6$.


$$sCp = \overline{Cp} \quad C23 \quad \overline{Ht} \quad \overline{T_p} \quad \overline{T24} \quad (03 \quad \emptyset 6 + \dots) + \dots$$

$$rCp = Cp \quad C23 \quad \overline{Ht} \quad \overline{T_p} \quad \overline{T24} \quad (03 \quad \emptyset 6 + \dots) + \dots$$

During phase $\emptyset 6$ the P register is incremented and at T_p the phase counter is reset to phase $\emptyset 0$.

CONTROL INSTRUCTIONS

Instruction 23 (EXU)




During phase $\emptyset 0$ the address of the instruction is shifted through the adder for possible indexing and at T_9 transferred (Sxc) to the S register to access the instruction to be executed.

At T_p the O register is reset.

$$Oc = \overline{01} \quad \overline{03} \quad 05 \quad T_p \quad \overline{Ia} + \dots$$

The P register is not affected and will be incremented by the accessed instruction in the normal fashion. The phase counter remains in phase $\emptyset 0$.

Instructions 00, 02, and 20



The phase counter remains in phase $\emptyset 0$ for only one pulse time and then advances to phase $\emptyset 5$. The C register does not shift during phase $\emptyset 5$. Instruction 00 (HLT) sets the Ht flip-flop during phase $\emptyset 5$ to initiate a halt,

$$sHt = \emptyset 5 T0 \overline{01} \overline{02} \overline{05} \overline{Int} + - - -$$

and at Tp $\emptyset 5$ the computer will halt.

$$rGo = Tp \text{ End } \overline{Sk} \text{ Ht } + - - -$$

$$\text{End} = F1 F3 \overline{T_s} + - - -$$

Instruction 02 (EOM) activates Eom signals to external devices and/or to the W Buffer during phase $\emptyset 5$.

$$Eom = \emptyset 5 \overline{01} 05$$

$$Sys = \emptyset 5 \overline{01} 05 \overline{C9} C10 C11 Q1$$

$$Ioc = \emptyset 5 \overline{01} 05 \overline{C10} C11 Q1$$

$$Buc = \emptyset 5 \overline{01} 05 \overline{C10} \overline{C11}$$

where:

Sys = Systems communications

Ioc = Input/output control


Buc = Buffer control

Instruction 20 (NOP) does not cause any special operation to occur in phase $\emptyset 5$ and all registers recirculate as normal.

The P register is incremented during phase $\emptyset 5$ and the next instruction is accessed.

LOGICAL INSTRUCTIONS

Instructions 14, 16, and 17



During phase $\emptyset 0$ the operand is accessed in the normal fashion and at Tp the phase counter is advanced to phase $\emptyset 6$.

During phase $\emptyset 6$ the C register will be shifted right and logical operations performed as it enters the A register.

$$Cs = \overline{Tp} \overline{T24} F1 \overline{F3} + - - -$$

Instruction 14 (ETR) causes the contents of the A register and the operand to be "ANDED" together.

$$\begin{aligned} sAw &= Anr \overline{01} 04 \overline{06} An C23 + - - - \\ Anr &= \overline{02} 03 04 \overline{06} + - - - \end{aligned}$$

Instruction 16 (MRG) causes the contents of the A register and the operand to be "inclusively OR'd" together.

$$\begin{aligned} sAw &= Anr \overline{01} 04 05 An \overline{C23} \\ &+ Anr \overline{01} 04 05 \overline{An} C23 \\ &+ Anr \overline{01} 04 \overline{06} An C23 \\ &+ - - - \end{aligned}$$

Instruction 17 (EOR) causes the contents of the A register and the operand to be "exclusively OR'd" together.

$$\begin{aligned} sAw &= Anr \overline{01} 04 05 An \overline{C23} \\ &+ Anr \overline{01} 04 05 \overline{An} C23 \\ &+ - - - \end{aligned}$$

At $\overline{06}$ Tp the phase counter is reset to phase $\overline{00}$.

REGISTER CHANGE INSTRUCTIONS

Instruction 46 (XAB)



The phase counter advances to phase $\overline{05}$ after one pulse time. During phase $\overline{05}$ certain logical transfers will take place between the A and B registers under the control of address bits C10 and C11.

$$\begin{aligned} sAw &= \overline{02} \overline{03} 04 \overline{Ts} Bn \overline{C10} + - - - \\ Anr &= \overline{02} \overline{03} 04 \overline{Ts} + - - - \\ sBw &= \overline{02} \overline{03} 04 \overline{Ts} An \overline{C11} + - - - \\ Bnr &= \overline{02} \overline{03} 04 \overline{Ts} + - - - \end{aligned}$$

$\overline{C10} \overline{C11}$ (XAB): The contents of the A and B registers will interchange.

$\overline{C10} C11$ (BAC): The contents of B will be transferred to A and B will be cleared.


$C10 \overline{C11}$ (ABC): The contents of A will be transferred to B and A will be cleared.

C10 C11 (CLR): Both A and B will be cleared.

C does not shift, the P register is incremented and a new instruction is accessed.

SHIFT INSTRUCTIONS

Instruction 66



During phase Ø0 indexing may proceed as usual but only from T23 to T16 (8 bit times). The Ix flip-flop is reset at T16 so that indexing will not modify the instruction modifiers originally in bits C10 and C11. The instruction modifier (C10) determines if the operation is to be a right shift or a right cycle.

66 2 00XX (Right Cycle) RCY

66 0 00XX (Right shift) RSH

Bit C10 will ultimately be transferred to S1. The carry flip-flop is also forced off when Ix is off to prevent a carry into this bit position.

$$rIx = \emptyset 0 \overline{Ia} 02 \overline{03} 04 05 Q1 \overline{Ts} + \dots$$

$$rCz = \emptyset 0 \overline{Ix} + \dots$$

The adder continues to feed C0 but after T15 its output must be the same as C23. At T10 the S register is cleared as usual during phase Ø0.

$$Sc = T10 \emptyset 0 + \dots$$

At T9 the C register is transferred to the S register,

$$Sxc = T9 \emptyset 0 \overline{P0} [Ia + 03 + 02] + \dots$$

and at the same time the phase is changed to phase Ø1.

$$sF3 = T9 05 \overline{Ia} \emptyset 0 02 \overline{03} 04 + \dots$$

The memory is not pulsed at T8 by Mc because of phase Ø1. Therefore, the S register does not have to remain constant and it will count down the number of shifts required.

$$rS9 = \Phi_3 T24 \overline{S10} \overline{S11} \overline{S12} \overline{S13} \overline{S14} + \dots$$

$$sS10 = \Phi_3 T24 \overline{S10} \overline{S11} \overline{S12} \overline{S13} \overline{S14} + \dots$$

$$rS10 = \Phi_3 T24 S10 \overline{S11} \overline{S12} \overline{S13} \overline{S14} + \dots$$

$$sS11 = \Phi_3 T24 \overline{S11} \overline{S12} \overline{S13} \overline{S14} + \dots$$

$$rS11 = \Phi_3 T24 S11 \overline{S12} \overline{S13} \overline{S14} + \dots$$

$$sS12 = \Phi_3 T24 \overline{S12} \overline{S13} \overline{S14} + \dots$$

$$rS12 = \Phi_3 T24 S12 \overline{S13} \overline{S14} + \dots$$

$$sS13 = \Phi_3 T24 \overline{S13} \overline{S14} + \dots$$

$$rS13 = \Phi_3 T24 S13 \overline{S14} + \dots$$

$$sS14 = \Phi_3 T24 \overline{S14} + \dots$$

$$rS14 = \Phi_3 T24 S14 + \dots$$

At $\Phi_1 T_p$ the phase is changed to phase Φ_3 (unless the required shift count was zero).

$$sF2 = \Phi_1 T_p$$

The Rf flip-flop is time-shared and controls the right shift. It is set by $\Phi_3 T24 \overline{00}$.

$$\begin{aligned} sAw &= Anr \text{ Rf } 01 \overline{F1} Ar \overline{T0} \overline{Tp} \\ &+ \overline{Anr} \text{ Rf } 01 \overline{05} \overline{T0} \overline{S1} Aw \\ &+ \overline{Anr} \text{ Rf } 01 \overline{05} \overline{T0} S1 Bn + \dots \\ Anr &= \text{Rf } 01 \overline{T_s} \overline{T24} + \dots \end{aligned}$$

The first term shifts A by by-passing the An flip-flop, feeding Aw directly from Ar. The second term extends the sign of A for right shift ($\overline{S1}$). The third term inserts the least significant bit of B, stored in Bn, into the sign positions of A for right cycle (S1).

An holds the least significant bit of A and Bn holds the least significant bit of B during the shift. They hold these bits because their respective enable terms are false.

$$A_g = B_g = \overline{R_f} + \overline{O_1} + T_{24} + T_s$$

The T24 term lets in each new least significant bit every cycle of the shift. Similarly,


$$sB_w = B_{nr} R_f O_1 B_r \overline{T_0} \\ + B_{nr} R_f O_1 A_n T_0 + \dots$$

The least significant bit of A always shifts to the most significant bit of B. The S register S9 through S14 is counted down one at each Φ_3 T24 time. The Sk flip-flop will be set when the count reaches zero.

$$sS_k = \overline{F_1} F_3 \left[\overline{S_9} \overline{S_{10}} \overline{S_{11}} \overline{S_{12}} \overline{S_{13}} \overline{S_{14}} \right] \overline{T_s} + \dots$$

The Sk flip-flop forces phase Φ_7 and causes the Ia flip-flop to be set at T24 Φ_7 so that the P register will be incremented. The P register is transferred to S at Φ_7 T9 to access the next instruction.

Instruction 67



During phase Φ_0 indexing may proceed as usual but only from T23 to T16 (8 bit times). The Ix flip-flop is reset at T16 so that indexing will not modify the instruction modifiers originally in bits C10 and C11.

The instruction modifier C10 determines if the instruction is to be a left shift or a left cycle.

- 67 2 00XX (Left cycle) LCY
- 67 0 00XX (Left shift) LSH
- 67 1 00XX (Normalize) NOD

Bit position C11 determines if the instruction is to be a "normalize." Bit positions C10 and C11 will eventually be transferred to S1 and S2 of the S register.

At T16 the index flip-flop is reset, and at T15 the carry flip-flop is reset.

$$rI_x = \Phi_0 \overline{I_a} O_2 \overline{O_3} O_4 O_5 Q_1 \overline{T_s} + \dots \\ rC_z = \Phi_0 \overline{I_x} + \dots$$

At T10 Φ_0 the S register is cleared; at T9 Φ_0 the C register containing the modified shift count is transferred to the S register. Also, at T9 Φ_0 the phase counter is advanced to phase Φ_1 .

$$sF_3 = T_9 O_5 \Phi_0 \overline{I_a} O_2 \overline{O_3} O_4 + \dots$$

This phase inhibits the memory pulse, Mc, normally at T8, so that the memory

is not cycled and the S register is free to count, since it does not have to control the memory. At $\Phi 1 T_p$ the phase counter steps to phase $\Phi 3$.

$$sF2 = \Phi 1 T_p + - - -$$

The most significant bit of the B register is picked up by Dc at each T_p .

$$sDc = \overline{03} 04 06 \overline{F1} \overline{T_s} T_p B_w + - - -$$

$$rDc = \overline{03} 04 06 F2 \overline{T_s} T_p \overline{B_w} + - - -$$

The Dc flip-flop is then used as an additional delay to shift the A register left.

$$sDc = \overline{03} 04 06 F2 \overline{T_s} A_n \overline{T_p} \overline{T24} + - - -$$

$$rDc = \overline{03} 04 06 F2 \overline{T_s} \overline{A_n} \overline{T_p} \overline{T24} + T_p \text{ End Go} + - - -$$

$$sA_w = \Phi 3 06 Dc + - - -$$

$$A_{nr} = \overline{03} 04 06 F2 \overline{T_s} + - - -$$

The P0 flip-flop is borrowed and used as the additional delay in shifting the B register left. P0 must pick up the most significant bit of A for the left cycle instruction. However P0 cannot be set at T_p since it also controls the C to M transfer at T24. Therefore the Ia flip-flop is borrowed and picks up the most significant bit of the A register at T_p and transfers it to P0 at T24.

$$sIa = \overline{F1} F3 A_w T_p + - - -$$

$$rIa = T24 \Phi 3 + - - -$$

$$sP0 = \overline{03} 04 06 F2 \overline{T_s} 05 Ia S1 T24 + - - -$$

$$rP0 = F2 T0 + - - -$$

Here S1 is the modifier that causes left cycle rather than left shift. If S1 is false, then zeros are shifted into B. P0 then causes B to shift left.

$$sP0 = \overline{03} 04 06 F2 \overline{T_s} \overline{T0} \overline{T_p} \overline{T24} B_n + - - -$$

$$rP0 = \overline{03} 04 06 F2 \overline{T_s} \overline{T0} \overline{T_p} \overline{T24} \overline{B_n} + - - -$$

$$sB_w = \overline{03} 04 06 F2 \overline{T_s} P0 + - - -$$

$$B_{nr} = F2 \overline{03} 04 06 \overline{T_s}$$

At each $\Phi 3 T24$ the S register is counted down. When it reaches zero the Sk flip-flop is set to force phase $\Phi 7$.

$$sSk = \overline{F1} F3 \left[\overline{S9} \overline{S10} \overline{S11} \overline{S12} \overline{S13} \overline{S14} \right] + - - -$$

$$sF1 = sF2 = sF3 = T_p \overline{T_s} S_k$$

In phase $\Phi 7$ the P register is incremented and the next instruction is accessed. The O register is cleared to (20) at T24 $\Phi 7$ so that the above shift gates are inoperative. All registers recirculate during phase $\Phi 7$. The left shift can cause an overflow. This occurs when the sign of A changes, that is, when the new and old signs of A are unlike.

$$sOf = \Phi 3 06 \overline{S1} T0 A_n \overline{Dc}$$

$$+ \Phi 3 06 \overline{S1} T0 \overline{A_n} Dc + - - -$$

The S1 term inhibits the setting of overflow during a left cycle operation. The normal-ize instruction is only slightly different. The Sk flip-flop is set before the shift

count reaches zero, provided that the two most significant bits of A are different.

$$sSk = \left[\overline{F1} F3 \overline{T_s} 06 S2 T0 \right] A_w \overline{A_n} \\ + \left[\overline{F1} F3 \overline{T_s} 06 S2 T0 \right] \overline{A_w} A_n + - - -$$

These gates set Sk, if the old sign bit is different from the new A1 bit, except during phase $\Phi 1$ when it compares the present two most significant bits. However, in phase $\Phi 3$ the old sign bit must be the same as the new sign bit because otherwise it would not be sniffling.


The normalize instruction also causes the X register to be decremented, one for each left shift.

$$sXw = Xnr \Phi 3 \overline{I_x} Xn \\ + Xnr \Phi 3 I_x \overline{Xn} + - - - \\ Xnr = \Phi 3 06 S2 + - - - \\ sIx = \Phi 3 T24 + - - - \\ rIx = \Phi 3 \overline{T24} Xn + T_p + - - -$$

S2 (normalize) causes the X register to be decremented. The Ix flip-flop is borrowed and used as a carry for the half adder feeding Xw.

ARITHMETIC INSTRUCTIONS

Instructions 54 (SUB) and 55 (ADD)



During phase $\Phi 0$ the operand is accessed in the normal fashion and at T_p the phase counter is advanced to phase $\Phi 6$. During phase $\Phi 6$ the contents of the C register are shifted through the adder and are added or subtracted from the contents of the A register.

$$Cs = F1 \overline{F3} \overline{T_p} \overline{T24} + - - - \\ sAw = 01 \overline{02} 03 04 \Phi 6 \text{ Add} + - - - \\ Anr = \overline{02} 03 04 \Phi 6 + - - -$$

Instruction 54 (SUB)

$$Xz = An F1 03 + - - - \\ Yz = F1 \overline{C23} \overline{06} \overline{Rf} + - - - \\ sCz = \Phi 6 T24 \overline{06} \overline{Rf} + F1 \overline{T24} \overline{T_p} Xz Yz \overline{Cz} \overline{Su} + - - - \\ rCz = \overline{T24} \overline{Xz} \overline{Yz} \overline{Su} + T_p + - - -$$

The Cz flip-flop is preset to complete the two's complement.

Instruction 55 (ADD)


$$Xz = An F1 03 + - - - \\ Yz = F1 C23 06 \overline{Rf} + - - -$$

At $T_p \Phi 6$ the phase counter is reset to phase $\Phi 0$. The overflow flip-flop will be set if the result of the arithmetic operation exceeds the allowable number range.

$$sOf = 01 \overline{02} 03 04 \emptyset 6 T0 (\overline{Xz} \overline{Yz} Cz + Xz Yz \overline{Cz})$$

The state of Of can then be tested with an SKS instruction.

Instruction 64 (MUS)



During phase $\emptyset 0$ the operand (multiplicand) is accessed in the normal fashion. Also during phase $\emptyset 0$ the sign of the A register is extended two bits to the left forming a 26-bit word in A. During phase $\emptyset 0$ the A-B registers shift right one position. During phase $\emptyset 6$ the contents of C (multiplicand) are added or subtracted to the 25-bit word in A according to the three least significant bits in B (multiplier) at the beginning of the instruction. As this arithmetic is being done the result in A-B is shifted right another position. Since these three "Operator" bits appear too late during phase $\emptyset 6$ to properly begin the arithmetic, they are pre-examined during phase $\emptyset 0$.

MULTIPLIER BIT TABLE

B Register			Operation
B21	B22	B23	
0	0	0	+ 0
0	0	1	(A) + 2 (M)
0	1	0	(A) + 2 (M)
0	1	1	(A) + 4 (M)
1	0	0	(A) - 4 (M)
1	0	1	(A) - 2 (M)
1	1	0	(A) - 2 (M)
1	1	1	- 0

The Su flip-flop is used to detect a subtract condition and picks up bit B21. The Dc flip-flop is used to detect if bits B22 and B23 are alike. From the Multiplier Bit Table it can be seen that if these two bits are unlike, one times the multiplicand is to be used; if they are alike, then either twice the multiplicand is to be used or zero is to be used.

If Dc is reset, then addition or subtraction must start immediately when the least significant bits in A reach Ar during phase $\Phi 6$. This is at $\Phi 6$ T24. If Dc is set indicating B22 and B23 were originally alike, then one more clock time is available before arithmetic is to begin, since twice the multiplicand is to be used. If all three of the bits in B were alike, then zero is to be added to A. The P0 flip-flop is set at $\Phi 6$ T24 when this occurs and P0 gates off the input to the adder.

The A-B registers are shifted right during both cycle times. During phase $\Phi 6$ arithmetic is done simultaneously with the right shift. The Rf flip-flop controls right shifts.

$$\begin{aligned} sRf &= \overline{C2} \overline{C5} C6 \overline{C7} \overline{C8} \overline{C9} \quad \Phi 0 \quad T24 \quad \overline{Ia} \quad Go \\ &+ \overline{03} \quad 04 \quad \overline{05} \quad \overline{06} \quad \overline{C9} \quad \Phi 0 \quad T24 \quad Go \quad \overline{Ts} + - - - \\ rRf &= Tp \quad End + - - - \end{aligned}$$

The first set term above is for the case of direct addressing. The second term sets Rf only if the operand, or multiplicand, is indirectly addressed. In either case, then, Rf is set for two cycle times, phase $\Phi 0$ and $\Phi 6$.

During phase $\Phi 0$ the shift is simple:

$$\begin{aligned} sAw &= Anr \quad Rf \quad 01 \quad \overline{F1} \quad Ar \quad \overline{T0} \quad \overline{Tp} \\ &+ Rf \quad 01 \quad \Phi 0 \quad \overline{Of} \quad Aw \quad (T0 + Tp) \\ Anr &= Rf \quad 01 \quad \overline{Ts} \quad \overline{T24} + - - - \end{aligned}$$

Note that the sign of A is extended two bit positions in A if the overflow flip-flop Of is reset; otherwise, zeros are extended.

$$\begin{aligned} sBw &= Rf \quad 01 \quad Br \quad \overline{T0} \quad Bnr \\ &+ Rf \quad 01 \quad An \quad T0 \\ Bnr &= Rf \quad 01 \quad \overline{Ts} \quad \overline{T24} + - - - \end{aligned}$$

An holds the least significant bit of A and the second term above inserts that bit into B.

During phase $\Phi 0$ Dc is set if the two least significant bits of B were alike.

$$\begin{aligned} sDc &= Rf \quad 01 \quad \Phi 0 \quad T23 \quad (Br \quad Bn + \overline{Br} \quad \overline{Bn}) + - - - \\ rDc &= Tp \quad End \quad Go + - - - \end{aligned}$$

This will control the input to the adder. If the least significant two bits of B are alike, twice the multiplicand should feed the adder (if arithmetic is to be done at all). If the two bits are different, the multiplicand will be used directly and either addition or subtraction will definitely occur.

The Su flip-flop picks up the third least significant bit of B during phase $\Phi 0$. If it is set, it will control the carry flip-flop Cz as a "borrow" for subtraction.

$$\begin{aligned}
sSu &= Rf\ 01\ \emptyset 0\ Br\ T22 + \dots \\
rSu &= Tp\ End\ Go \\
sCz &= F1\ \overline{T24}\ Yz\ Xz\ \overline{Su} \\
&+ F1\ \overline{T24}\ Yz\ \overline{Xz}\ Su + \dots \\
rCz &= \overline{T24}\ \overline{Xz}\ \overline{Yz}\ \overline{Su} \\
&+ F1\ Xz\ \overline{Yz}\ Su + \dots
\end{aligned}$$

At T24 $\emptyset 6$, An receives Ar, if Dc, so that the bit can be transferred to the most significant position of B. If \overline{Dc} , the sum of C23 and Ar goes to An to be delivered to the most significant position of B.

$$\begin{aligned}
Ag &= T24 + \overline{Rf} + \overline{01} + Ts \\
sAn &= \overline{Ar}\ \overline{Dc}\ C23\ T24\ \emptyset 6\ Rf\ 01 \\
&+ Ar\ \left[\overline{Dc}\ C23\ T24\ \emptyset 6\ Rf\ 01 \right] + \dots
\end{aligned}$$

The P0 flip-flop is set at $\emptyset 6$ T24 to stop arithmetic if the three least significant bits of B were originally alike. Dc set indicates that the two least significant bits were alike. Br at T24 has the second bit and Su has picked up the third bit:

$$\begin{aligned}
sP0 &= Rf\ 01\ \emptyset 6\ T24\ (Br\ Su + \overline{Br}\ \overline{Su}) + \dots \\
rP0 &= F2\ T0 + \dots
\end{aligned}$$

$\overline{P0}$ is gated to the adder input so that zeros will be added to A if all three bits in B were alike.

$$\begin{aligned}
Yz &= \emptyset 6\ Rf\ 01\ \overline{Dc}\ C22 + \dots \\
&+ \emptyset 6\ Rf\ 01\ Dc\ \overline{P0}\ C23 + \dots \\
Xz &= Ar\ \emptyset 6\ Rf\ 01
\end{aligned}$$

Note that C22 feeds the adder if \overline{Dc} is present; C23 feeds the adder if Dc is present. C23 presents twice the multiplicand whereas C22 presents one times the multiplicand. The timing is such that the first bit in A to be added is in Ar at T24. Remember that the first bit of the result is stored in An to be deposited later in the B register. The sign of the multiplicand is extended.

$$sC0 = \overline{03}\ 04\ \overline{05}\ \emptyset 6\ C0\ \overline{Tp}\ \overline{Ts} + \dots$$

The carry flip-flop may be set at T24 if Dc,

$$sCz = Rf\ 01\ \emptyset 6\ T24\ \overline{Dc}\ C23\ (\overline{Su}\ Ar + Su\ \overline{Ar}) + \dots$$

and afterwards Cz is controlled by Su for addition or subtraction. The adder feeds Aw.

$$sAw = 01\ 02\ \overline{03}\ 04\ \overline{05}\ \emptyset 6\ Add + \dots$$

During phase $\emptyset 6$, Ia adds one to the P register and the next instruction is accessed as usual.

The overflow flip-flop is set in one special case. This case is when two times - 1 is subtracted from A when A is already zero. This + 2 result overflows even the 25-bit register of A, (25 bits before the last shift.)

$$sOf = Rf\ 01\ \emptyset6\ T0\ Su\ Dc\ \overline{P0}\ \overline{Cz}\ \overline{Ar}\ C23 + \dots$$

In this term $Su\ Dc\ \overline{P0}$ indicates that subtraction of twice the multiplicand is taking place, that is, the bits in B were 100. $\overline{Cz}\ \overline{Ar}\ C23$ gives the adder output a "one"; yet $C23\ Ar$ will turn on the carry, Cz, for the next clock time. If the signs of A and C were to be further extended, the next bit from the adder would be a zero and hence, the overflow.

When the overflow is set, the next multiply step should extend zeros to the left of A, not ones. This is why Of is present in the gate that extends the sign of A. If there are no further multiply step instructions, then Of being set indicates that the multiplication performed was $-1 \times -1 = +1$ and the overflow remains set.

After the bits in A are extended as zeros during the multiply step instruction, the overflow flip-flop is reset.

$$rOf = Rf\ 01\ \emptyset6\ T24 + \dots$$

Instruction 65 (DIS)

$$\text{Phasing: } \emptyset0 \rightarrow \emptyset6 \rightarrow \emptyset0$$

The function of the instruction is to shift A-B left one bit position. The complement of the sign of A is inserted in the least significant bit position of B. If the signs of A and (M) are alike, (M) is subtracted from the shifted A register. If the signs are different, (M) is added to the shifted A register.

During phase $\emptyset0$ the operand is accessed as usual. The only different activity performed is that the Dc flip-flop, which is used in phase $\emptyset6$ to shift A left, picks up the most significant bit of B.

$$sDc = \overline{03}\ 04\ 06\ \overline{Ts}\ Tp\ Bw\ \overline{F1} + \dots$$

At $\emptyset6\ T24$ the Su flip-flop is set for subtraction if the signs of C and A are alike:

$$\begin{aligned} sSu &= F2\ \overline{Ts}\ \overline{03}\ 04\ 06\ T24\ (\overline{C0}\ \overline{Aw} + C0\ Aw) + \dots \\ rSu &= Tp\ End\ Go \end{aligned}$$

The sign of A is in Aw at T24 because the sign of A is always extended when A is recirculated.

$$\begin{aligned} sAw &= \overline{Anr}\ An\ \overline{Tp} \\ &+ \overline{Anr}\ Aw\ Tp + \dots \end{aligned}$$

During phase $\emptyset6$ An feeds Dc to shift A left and Dc feeds the adder. C23 feeds the second input to the adder. Su controls the carry flip-flop, Cz, if subtraction is necessary.

$$\begin{aligned} sDc &= F2\ \overline{03}\ 04\ 06\ An\ \overline{T24} + \dots \\ rDc &= F2\ \overline{03}\ 04\ 06\ \overline{An}\ \overline{T24} + \dots \\ Xz &= F2\ \overline{03}\ 04\ 06\ Dc + \dots \\ Yz &= F1\ C23\ 06\ \overline{Rf} + \dots \\ sAw &= 01\ 02\ \overline{03}\ 04\ \overline{05}\ \emptyset6\ Add + \dots \end{aligned}$$

The B register is shifted by P0. Since the quotient bit to enter the least significant position of B is the complement of the sign of A, P0 is set by $\overline{A_w}$ at 24.

$$\begin{aligned}
 sP0 &= F2 \overline{03} 04 06 \overline{05} \overline{A_w} T24 \\
 &+ F2 \overline{03} 04 06 B_n \overline{T24} \overline{T0} \overline{T_p} + - - - \\
 rP0 &= F2 \overline{03} 04 06 \overline{B_n} \overline{T24} \\
 &+ F2 T0 \\
 &+ P0 T24 + - - - \\
 sB_w &= F2 \overline{03} 04 06 P0 + - - -
 \end{aligned}$$

During phase ϕ the P register is incremented and the next instruction is accessed as usual.

MEMORY PARITY

MEMORY PARITY GENERATION

The memory has a capacity for 25-bit words. One of these bits is used for parity. The total number of ones in any word in memory, including the parity bit, must be even. If a word read out of memory has an odd number of ones, then normally the computer will halt and the memory parity indicator on the control panel will be lit. Parity is automatically generated on words stored in the memory.

The C24 flip-flop generates parity on words entering the C register serially. It counts ones in the C0 flip-flop as the entering bits step through; it counts from T22 to Tp.

$$sC24 = (\overline{T24} \overline{T23}) C0 \overline{C24}$$

$$rC24 = (\overline{T24} \overline{T23}) C0 C24 + T23 + \textcircled{St}$$

The C24 flip-flop is transferred to M24 with the rest of the C register when Mxc is actuated. This is at T24 time. Even on the parallel input (PIN) instruction, C24 generates parity by shifting the contents of C serially in phase Ø4.

MEMORY PARITY CHECKING

The Cp flip-flop checks parity on words read from memory. It counts ones as they step out of the C register at C23. It is preset by the parity bit from memory. If, after it has counted all the ones, it is left set, it will cause Ht to be set and the computer will halt.

When the Control switch is in the Idle position and Go and Ht are both reset, which is normal, Cp is reset every T24 time. It may be set at Tp for one pulse time, if the parity bit in memory M24 is set, but Cp will be reset again at T24.

When the Control switch is moved and Go is set, Cp will be properly preset at the same time Go is set.

$$sCp = M24 Tp \overline{Ht} \overline{Ts} + - - -$$

$$rCp = \overline{Go} \overline{Ht} T24 + - - -$$

During any phase that parity is not being checked it will be turned off at Q1 time.

$$rCp = (\overline{F1} \overline{F2} \overline{Ts} \overline{Wp} + 01 \textcircled{Ø4} + 02 \textcircled{Ø6} + 03 \textcircled{Ø6}) \overline{Ts} \overline{Ht} Q1$$

Cp is preset by the memory parity bit and then is complemented by every "one" stepping out of the C register at C23 during certain phases.

$$sCp = \overline{Cp} C23 \overline{Ht} (T23 - T0) (\overline{F1} \overline{F2} \overline{Ts} \overline{Wp} + 01 \emptyset4 + 02 \emptyset6 + 03 \emptyset6)$$

$$rCp = Cp C23 \overline{Ht} (T23 - T0) (\overline{F1} \overline{F2} \overline{Ts} \overline{Wp} + 01 \emptyset4 + 02 \emptyset6 + 03 \emptyset6)$$

The above term gives the phases when parity is checked. If at Tp the Cp flip-flop is set, an odd number of ones must have come from memory. If so, an error is indicated and Ht is set to halt the computer,

$$sHt = Cp Tp \overline{Ts} (\textcircled{Kp}) + - - -$$

where \textcircled{Kp} is from the Parity switch on the control panel and is true in the halt position. When both Cp and Ht are set, they lock each other set. The gate Cp Ht controls the parity error light on the control panel.

When Cp and Ht are set, the Control switch is inoperative because Ht will not reset. The computer idles because Go will reset at the completion of the instruction. The computer is inoperative until the Parity switch is placed in the continue position and the Control switch is returned to Idle.

$$rCp = (\textcircled{Kp}) Ht + - - -$$

$$rHt = (\textcircled{Ks}) (\textcircled{Kg}) \overline{Go} \overline{Cp} T24 + - - -$$

The Cp flip-flop will not trigger when Ht is set until the parity switch is placed in Continue.

Parity is not checked on certain instructions from the memory.

These are the instructions that use phase $\emptyset5$ (00, 02, 20, 40, 46). Other operation codes that are not used also cause $\emptyset5$ and they are not parity-checked (04, 06, 22, 24, 26, 42, 44). The reason is that the C register cannot shift during phase $\emptyset5$.

Words from the memory delivered to the W or Y Buffer during a time-share interlace are not parity-checked. \overline{Ts} inhibits the check.

When the computer is locked up with a parity error (Cp Ht), an interrupt request will not re-start the computer.

$$rHt = (\textcircled{Kg}) \text{Int} \overline{Cp} + - - -$$

The first instruction executed when starting or stepping will not be checked because this instruction may have been manually generated by the operator, using the control panel. This is accomplished by inhibiting Cp when Wp is on.

$$sCp = - - - (\emptyset0 \overline{Wp} \overline{Ts} + - - -) \overline{Cp} C23$$

$$rCp = - - - (\emptyset0 \overline{Wp} \overline{Ts} + - - -) Cp C23$$

Wp will always be turned on during the idle phase,

$$sWp = (\overline{Go} + Tsw) \overline{Ts} \overline{Tsm} Tp$$

and it will be turned off at Tp time at the end of the first phase $\emptyset0$.

$$rWp = (Go \overline{Tsw} + (\textcircled{Tsy})) \overline{Tsm} Tp + - - -$$

IMPLEMENTATION

The algebraic equations discussed in preceding sections are implemented in the computer using diode-transistor logic (DTL).

The diode-transistor circuits are all silicon and are divided into several module types. Each of these modules uses printed circuit techniques on glass epoxy boards. The output signal levels for the circuits are:

one = true output = + 9.5v to + 6.5v

zero = false output = + 0.6v to 0.0v

The supply voltages to all circuits are +25, +8, 0v, and -25 v. The following descriptions are of individual circuit types and do not represent the contents of any actual module.


GATES

AND Gates


The algebraic expression ABC represents an "AND" expression and is implemented by the use of an AND gate composed of diodes and resistors.

The function of an AND gate is that it will yield a high output (true) only if all of its inputs are true.

Logic Diagram:



Schematic Diagram:




The AND gate operates as follows: If any one of the inputs is false (0 volts), it must absorb the full load of R_g and the output point (ABC) will fall to 0 volts (except for the forward drop at the diode); when all three inputs are true (approximately +8v), the output point will be at the potential of the most negative of the inputs.


OR Gates

The algebraic expression $A + B + C$ represents an OR expression and is implemented through the use of an OR gate composed of diodes and resistors. The OR gate shown below generated the logical OR function of several input signals. The input signals may be provided by inverters, buffers, or flip-flops.

Logic Diagram:



Schematic Diagram:




If any one of the input terms is true (+8v), its output point, V1, V2, or V3, will be at + 8 and will hold the output V4 true, and the other two OR diodes will be back-biased unless a similar condition exists.


AND-OR Gate

AND-OR expressions such as $AB + C$ can be implemented in the following manner:

Logic Diagram:



Schematic Diagram:




This circuit operates essentially the same as the previously described OR gate with additional diodes on the input to form AND gates. Or it can be said that all OR gates must be fed from AND gates, though they may have a single term, as in the previous case.

An OR gate can be formed by connecting one input terminal of each of several AND gates. The resulting OR output must be connected to the input terminal of an Inverter, Buffer, or a flip-flop.


AND-OR-AND Gate

An algebraic AND-OR-AND expression, such as $(AB + C) DE$, can be implemented in the following manner:

Logic Diagram:



Schematic Diagram:




Note that if D or E goes false they will absorb the current load of both R_g resistors and the output will be false as well as points V1 and V2.

INVERTERS, BUFFER AMPLIFIERS, AND FLIP-FLOPS


Inverters

An inverter circuit generates the inverse of the output of any gate. The input circuit has a Zener diode to provide a stable input threshold of approximately +3 volts. This reduces noise problems as it essentially provides noise rejection. This Zener also clamps input signals to approximately +3 to +6 volts through the base emitter junction of the transistor.



Logic Diagram:



Schematic Diagram:




To invert a single input signal an AND gate or an AND-OR gate coupling circuit is used with an inverter and must be fed from isolated circuits.. The \bar{A} output uses a high loss magnetic element to reduce ringing on long connecting lines.




Buffer Amplifiers

A buffer amplifier generates a buffered signal from the output of any gate. The input circuit has a Zener diode to provide a stable input threshold of approximately + 3 volts. The rules for coupling to the input are the same as those for the inverter.

Logic Diagram:




Schematic Diagram:



Flip-Flops


Two basic types of flip-flops are used. The first is a standard, set-reset flip-flop shown below. All flip-flops are clocked on input and clock is always transformer-coupled. The clock signal is approximately 100 nanoseconds wide (positive signal) and the flip-flop will trigger on the trailing edge.



The B° and \bar{B}° outputs use special high loss magnetic elements to reduce line ringing and are used for outputs where the wire length is considerable.

The (B) output is used for additional source power and can be coupled directly to B or to a separate load resistor and used independently.

The second type of flip-flop is the repeater. This flip-flop cannot set or reset if the "hold" input is false. If the hold input is true the flip-flop will reset if there is no true input present on the set side. This flip-flop has similar outputs to the Rs-type but also has a DC set input and a special input from the dynamic register card.



REPEATER FLIP-FLOP

CONDENSED COMPUTER LOGIC EQUATIONS

A REGISTER

$$\begin{aligned}
 sAw &= \overline{Anr} An \overline{Tp} \\
 (65) &+ \overline{Anr} Aw Tp \\
 (76) &+ Anr 01 02 03 04 C23 05 \\
 (16, 17) &+ Anr \overline{01} 04 05 An \overline{C23} \\
 (16, 17) &+ Anr \overline{01} 04 05 \overline{An} C23 \\
 (16, 14) &+ Anr \overline{01} 04 \overline{06} An C23 \\
 (64, 66) &+ Anr Rf 01 \overline{F1} Ar \overline{T0} \overline{Tp} \\
 (66) &+ Anr Rf 01 05 T0 \overline{S1} Aw \\
 (66) &+ Anr Rf 01 05 T0 S1 Bn \\
 (46) &+ \overline{02} \overline{03} 04 \overline{Ts} Bn \overline{C10} \\
 &+ Anr Ex C23 \\
 (54, 55) &+ 01 \overline{02} 03 04 \emptyset 6 Add \\
 (64, 65) &+ \overline{Ts} \overline{03} 04 \overline{05} \emptyset 6 Add \\
 (64) &+ Rf 01 \emptyset 0 \overline{0f} Aw (T0 + Tp) \\
 (67) &+ \emptyset 3 06 Dc
 \end{aligned}$$

$$\begin{aligned}
 sAn &= \overline{Ar} \overline{Dc} C23 T24 \emptyset 6 Rf 01 \\
 &+ Ar \overline{Dc} C23 T24 \emptyset 6 Rf 01
 \end{aligned}$$

$$An \text{ enable} = Ag = \overline{Rf} + \overline{01} + T24 + Ts$$

$$\begin{aligned}
 Anr &= \\
 (14-17, &+ \overline{02} 03 04 \emptyset 6 \\
 54-57) & \\
 (76, 74) &+ 01 02 03 04 \overline{06} \emptyset 6 \\
 (46) &+ \overline{02} \overline{03} \overline{Ts} 04 \\
 &+ Ex \textcircled{Ka} \\
 &+ Ex Dc \overline{Su} \\
 (64, 66) &+ Rf 01 \overline{Ts} \overline{T24} \\
 (65, 67) &+ F2 \overline{03} 04 06 \overline{Ts}
 \end{aligned}$$

B REGISTER

$$\begin{aligned} sBw &= \\ &+ \overline{Bnr} Bn \\ (75, 74) &+ Bnr 03 C23 \\ (46) &+ \overline{02} \overline{03} 04 \overline{Ts} An \overline{C11} \\ &+ Bnr Ex C23 \\ (64, 66) &+ Bnr Rf 01 Br \overline{T0} \\ (64, 66) &+ 01 Rf \overline{T24} \overline{Ts} T0 An \\ (65, 67) &+ F2 \overline{03} 04 06 \overline{Ts} P0 \end{aligned}$$

$$sBn = Br$$

$$Bn \text{ enable} = Ag = \overline{Rf} + \overline{01} + T24 + Ts$$

$$\begin{aligned} Bnr &= \\ (75, 74) &+ 01 02 03 04 \overline{05} \overline{06} \\ (46) &+ \overline{02} \overline{03} 04 \overline{Ts} \\ &+ Ex \overline{Dc} Su \\ &+ Ex \textcircled{Kb} \\ (64, 66) &+ Rf 01 \overline{Ts} \overline{T24} \\ (65, 67) &+ F2 \overline{03} 04 06 \overline{Ts} \end{aligned}$$

C REGISTER

$$\begin{aligned}
 sC0 &= \\
 (30) &+ \emptyset 4 \overline{01} \overline{04} \overline{05} \textcircled{Yn} \\
 (37) &+ \emptyset 4 \overline{01} 04 05 06 Xn \\
 (32) &+ \emptyset 4 \overline{01} \overline{04} 05 \overline{06} Wn \\
 (33) &+ \emptyset 4 \overline{01} \overline{04} 06 C23 \\
 (35) &+ \emptyset 4 \overline{01} 04 \overline{05} An \\
 (36) &+ \emptyset 4 \overline{01} 04 \overline{06} Bn \\
 (60, 61) &+ \emptyset 4 01 C23 \overline{Cz} \\
 (60, 61) &+ \emptyset 4 01 \overline{C23} Cz \\
 (01, 41, 43) &+ \emptyset 0 \overline{1a} \overline{02} \overline{03} P14 Q2 \\
 (01, 41, 43) &+ \emptyset 0 \overline{1a} \overline{02} \overline{03} 0f T0 \\
 &+ P0 \emptyset 0 Q2 P14 \\
 &+ P0 \emptyset 0 0f T0 \\
 &+ P0 \emptyset 0 T9 \\
 (64, 65) &+ \overline{03} 04 \overline{05} \emptyset 6 C0 \overline{Tp} \overline{Ts} \\
 &+ Ex Dc \overline{Su} An \\
 &+ Ex \overline{Dc} Su Bn \\
 &+ Ex Dc Su Xn \\
 &+ Ex \textcircled{Ka} An \\
 &+ Ex \textcircled{Kb} Bn \\
 &+ Ex \textcircled{Kx} Xn \\
 &+ \overline{P0} \emptyset 0 \emptyset 0 \overline{1a} \overline{02} \overline{03} 01 Add Q2 \\
 &+ Cxm M0 \\
 &+ Cxi Cd0 \\
 &+ \textcircled{Kc0} \\
 &+ Ts Wn Wp \overline{Tp} \\
 &+ Ts \textcircled{Yn} \overline{Wp} \overline{Tp}
 \end{aligned}$$

C REGISTER (continued)

$$\begin{array}{l}
 sC1 \quad = C_s C_0 \\
 \quad \quad + C_{xm} M1 \\
 \quad \quad + C_{xi} C_{d1} \\
 \quad \quad + \textcircled{Kc1}
 \end{array}
 \left. \vphantom{\begin{array}{l} sC1 \\ \quad \quad \\ \quad \quad \\ \quad \quad \end{array}} \right\} \text{similarly } C2 - C23$$

Also sC4, sC5, sC7, sC22 with \textcircled{Kf}

C register enable = Cg

$$\begin{array}{l}
 Cg \quad = \\
 \quad \quad + C_s \\
 \quad \quad + C_{xm} \\
 \quad \quad + C_{xi} Q1 \\
 \quad \quad + \textcircled{Kf} Ht
 \end{array}$$

Shift C

$$\begin{array}{l}
 C_s \quad = \overline{T_p} \overline{T_{24}} Ex \\
 (\emptyset 4, \emptyset 6) \quad + \overline{T_p} \overline{T_{24}} F1 \overline{F3} \\
 (\emptyset 0, \emptyset 1) \quad + \overline{T_p} \overline{T_{24}} \overline{F1} \overline{F2} \\
 \quad \quad + T_s \overline{T_p} \overline{T_{24}} \\
 \quad \quad + \textcircled{St} \overline{T_p} \overline{T_{24}} \\
 \quad \quad + \textcircled{Kcr} \overline{T_p} \overline{T_{24}}
 \end{array}$$

Transfer Memory to C

$$\begin{array}{l}
 C_{xm}' \quad = \\
 \quad \quad + \overline{P0} \overline{\emptyset 0} \overline{Ia} \overline{\emptyset 2} \overline{\emptyset 3} \overline{\emptyset 1} \overline{\emptyset 0} \\
 \quad \quad + T_{sm} W_p W_9 \\
 \quad \quad + T_{sm} \overline{W_p} \textcircled{Y9} \\
 \quad \quad + End Go \\
 \quad \quad + \overline{Ht} \overline{Int} \overline{Su} \overline{Dc} \overline{Ts} \overline{C_p} \\
 C_{xm} \quad = C_{xm}' \overline{T_p}
 \end{array}$$

Transfer Inputs to C

$$\text{Cxi} = \emptyset 2 \ 06 \ 02$$

Parity Generation

$$\begin{aligned} \text{sC24} &= \overline{\text{T24}} \ \overline{\text{T23}} \ \text{C0} \ \overline{\text{C24}} \\ \text{rC24} &= \text{T23} \\ &+ \overline{\text{T24}} \ \overline{\text{T23}} \ \text{C0} \ \text{C24} \\ &+ (\text{St}) \end{aligned}$$

Parity Check

$$\begin{aligned} \text{sCp} &= \text{M24} \ \text{Tp} \ \overline{\text{Ht}} \ \overline{\text{Ts}} \\ &+ \overline{\text{Cp}} \left[\text{C23} \ \overline{\text{Ht}} \ \overline{\text{Tp}} \ \overline{\text{T24}} \ (\overline{\text{F1}} \ \overline{\text{F2}} \ \overline{\text{Ts}} \ \overline{\text{Wp}} + 01 \ \emptyset 4 + 02 \ \emptyset 6 + 03 \ \emptyset 6) \right] \\ \\ \text{rCp} &= \overline{\text{Go}} \ \overline{\text{Ht}} \ \text{T24} \\ &+ \text{Cp} \left[\text{C23} \ \overline{\text{Ht}} \ \overline{\text{Tp}} \ \overline{\text{T24}} \ (\overline{\text{F1}} \ \overline{\text{F2}} \ \overline{\text{Ts}} \ \overline{\text{Wp}} + 01 \ \emptyset 4 + 02 \ \emptyset 6 + 03 \ \emptyset 6) \right] \\ &+ (\overline{\text{F1}} \ \overline{\text{F2}} \ \overline{\text{Ts}} \ \overline{\text{Wp}} + 01 \ \emptyset 4 + 02 \ \emptyset 6 + 03 \ \emptyset 6) \ \overline{\text{Ts}} \ \overline{\text{Ht}} \ \text{Q1} \\ &+ (\text{St}) \\ &+ (\overline{\text{Kp}}) \ \text{Ht} \end{aligned}$$

$$\text{Parity error light} = \text{Cp} \ \text{Ht}$$

$$\text{Halt light} = \overline{\text{Cp}} \ \text{Ht}$$

Carry

$$\begin{aligned} sCz &= \\ &+ Xz Yz \overline{Cz} \overline{F1} Q2 \\ (54) &+ \emptyset 6 T24 \overline{06} \overline{Rf} \\ (60,61) &+ T24 \emptyset 4 01 \\ &+ F1 \overline{T24} \overline{Tp} \overline{Su} Xz Yz \overline{Cz} \\ &+ F1 \overline{T24} \overline{Tp} Yz \overline{Xz} Su \\ (64) &+ Rf 01 \emptyset 6 T24 \overline{Dc} C23 \overline{Su} Ar \\ (64) &+ Rf 01 \emptyset 6 T24 \overline{Dc} C23 Su \overline{Ar} \end{aligned}$$

$$\begin{aligned} rCz &= \\ &+ \emptyset 0 \overline{Ix} \\ &+ \overline{F1} \overline{Xz} \overline{Yz} Cz \\ &+ \overline{T24} \overline{Xz} \overline{Yz} \overline{Su} \\ &+ F1 Xz \overline{Yz} Su \overline{T24} \\ &+ Tp \end{aligned}$$

Shifts A left - Delays C in MUS

$$\begin{aligned} sDc &= Rf 01 \emptyset 0 T23 Br Bn \\ &+ Rf 01 \emptyset 0 T23 \overline{Br} \overline{Bn} \\ &+ F2 \overline{Ts} \overline{03} 04 06 An \overline{T24} \overline{Tp} \\ &+ \overline{03} 04 06 Tp Bw \overline{Ts} \overline{F1} \\ &+ Ex T0 \overline{Dc} \textcircled{Ka} \\ &+ Ex T0 \overline{Dc} \textcircled{Kx} \end{aligned}$$

$$\begin{aligned} rDc &= \\ (65, 67) &+ F2 \overline{Ts} \overline{03} 04 06 An \overline{T24} \overline{Tp} \\ (65, 67) &+ F2 \overline{Ts} \overline{03} 04 06 Tp \overline{Bw} \\ &+ Tp End Go \\ &+ Ex T0 Dc \\ &+ \textcircled{St} \end{aligned}$$

Enable

$$\begin{aligned} \text{sEn} &= \text{Eom C 10 } \overline{\text{C11}} \text{ C22 T0} \\ \text{rEn} &= \text{Eom C 10 } \overline{\text{C11}} \text{ C21} \\ &+ \text{(St)} \end{aligned}$$

End

$$\begin{aligned} \text{End} &= \\ (\text{Ø5, Ø7}) &+ \text{F1 F3 } \overline{\text{Ts}} \\ (\text{Ø6, Ø7}) &+ \text{F1 F2 } \overline{\text{Ts}} \\ (\text{Ø1}) &+ \text{Ø0 } \overline{\text{Ia}} \overline{\text{Ø2}} \overline{\text{Ø3}} \overline{\text{Ø1}} \overline{\text{Ts}} \end{aligned}$$

Eom Signals

$$\text{Eom} = \text{Ø5 } \overline{\text{Ø1}} \text{ Ø5}$$

System Communications

$$(\text{Sys}) = \text{Ø5 } \overline{\text{Ø1}} \text{ Ø5 } \overline{\text{C9}} \text{ C10 C11 Q1}$$

Input/Output Control

$$\text{Ioc} = \text{Ø5 } \overline{\text{Ø1}} \text{ Ø5 } \overline{\text{C10}} \text{ C11 Q1}$$

Buffer Control

$$\text{Buc} = \text{Ø5 } \overline{\text{Ø1}} \text{ Ø5 } \overline{\text{C10}} \overline{\text{C11}}$$

Exchange C and A, B or X

$$\begin{aligned}
 sEx &= \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} Dc \textcircled{K_s} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} Dc \textcircled{K_g} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} Dc \textcircled{K_c} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} Su \textcircled{K_s} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} Su \textcircled{K_g} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} Su \textcircled{K_c} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} Dc \textcircled{K_b} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} Su \textcircled{K_a} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} \overline{Dc} \textcircled{K_a} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} \overline{Dc} \textcircled{K_x} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} \overline{Su} \textcircled{K_x} \\
 &+ \overline{T_s} T_{24} \overline{G_o} \overline{H_t} \textcircled{K_f} \overline{Su} \textcircled{K_b}
 \end{aligned}$$

$$rEx = F1 T0$$

Phase Flip-Flops

$$\begin{aligned}
 sF1 &= T_p \overline{T_s} (Sk + P0 + \emptyset4) \\
 (60, 61, 64, & \\
 65, 50-55, & \\
 70-75, & \\
 41, 43) &+ T_p \overline{I_a} \emptyset0 01 \overline{04} \\
 &+ T_p \overline{I_a} \emptyset0 01 \overline{05} \\
 (14-17, & \\
 34-37, & \\
 76, 77) &+ T_p \overline{I_a} \emptyset0 03 04 \\
 &+ T_{24} G_o \overline{I_a} \emptyset0 \overline{C5} \overline{C8} \overline{C2} (\overline{C3} + \overline{C4}) \\
 &+ (T_{24} \overline{G_o}) \\
 &+ T_p \overline{T_s} \overline{01} 03 \overline{04} \overline{I_a} \overline{F1} \overline{F3} Rf
 \end{aligned}$$

$$rF1 = T_p \text{End } \overline{Sk}$$

Phase Flip-Flops (continued)

$$\begin{aligned}
 sF2 &= \\
 &+ T_p \overline{T_s} (S_k + P_0 + \Phi_4) \\
 (41, 43) &+ T_p \overline{I_a} \Phi_0 \ 01 \ \overline{02} \\
 (1-, 3-, \\
 5-, 7-) &+ T_p \overline{I_a} \Phi_0 \ 03 \\
 &+ \Phi_1 T_p \\
 (64, 65) &+ \overline{T_s} \ \overline{03} \ 04 \ \overline{05} \ T_p \ \Phi_0 \ \overline{I_a}
 \end{aligned}$$

$$\begin{aligned}
 rF2 &= T_p \text{ End } \overline{S_k} \\
 &+ \Phi_6 \ \overline{01} \ 02 \ 03
 \end{aligned}$$

$$\begin{aligned}
 sF3 &= \\
 &+ T_p \overline{T_s} (S_k + P_0 + \Phi_4) \\
 &+ T_{24} G_0 \overline{I_a} \Phi_0 \ \overline{C5} \ \overline{C8} \ \overline{C2} (\overline{C3} + \overline{C4}) \\
 &+ T_{24} \overline{G_0} \\
 (66, 67) &+ T_9 \ 05 \ \overline{I_a} \Phi_0 \ 02 \ \overline{03} \ 04 \ \overline{T_s}
 \end{aligned}$$

$$\begin{aligned}
 rF3 &= \\
 &+ T_p \text{ End } \overline{S_k}
 \end{aligned}$$

Phases

$$\begin{aligned}
 \Phi_0 &= \overline{F1} \ \overline{F2} \ \overline{F3} \ \overline{T_s} \\
 \Phi_1 &= \overline{F1} \ \overline{F2} \ F3 \ \overline{T_s} \\
 \Phi_2 &= \overline{F1} \ F2 \ \overline{F3} \ \overline{T_s} \\
 \Phi_3 &= \overline{F1} \ F2 \ F3 \ \overline{T_s} \\
 \Phi_4 &= F1 \ \overline{F2} \ \overline{F3} \ \overline{T_s} \\
 \Phi_5 &= F1 \ \overline{F2} \ F3 \ \overline{T_s} \\
 \Phi_6 &= F1 \ F2 \ \overline{F3} \ \overline{T_s} \\
 \Phi_7 &= F1 \ F2 \ F3 \ \overline{T_s}
 \end{aligned}$$

Control Flip-Flops

$$\begin{aligned}
 sGo &= \overline{Dc} \overline{Su} \overline{Ts} Tp \overline{Ht} (\textcircled{Ks} + \textcircled{Kg} \textcircled{Kf}) Mg \\
 rGo &= Tp \text{ End } \overline{Sk} Go Ht \\
 &+ \textcircled{St} \\
 \\
 sHt &= \\
 \text{(external halt)} &+ \overline{Ts} \textcircled{H} T0 \overline{Int} \\
 \text{(00)} &+ \overline{\emptyset 5} T0 \overline{01} \overline{02} \overline{05} \overline{Int} \\
 &+ \textcircled{Kg} Go T0 \text{ End} \\
 &+ Cp Tp \textcircled{Kp} \overline{Ts} \\
 &+ \textcircled{St} \\
 \\
 rHt &= \textcircled{Ks} \textcircled{Kg} \overline{Go} \overline{Cp} T24 \\
 &+ \textcircled{Kg} \text{ Int } \overline{Cp} \\
 &+ \textcircled{Kf} \overline{Wp}
 \end{aligned}$$

Indirect Addressing

$$\begin{aligned}
 sla &= \\
 &+ \overline{\emptyset 0} \overline{Ia} T24 Go \overline{C2} C9 \\
 &+ T24 \overline{\emptyset 7} Sk \\
 \text{(04, 06)} &+ T24 F1 \overline{F3} \textcircled{Ij} \\
 &+ T24 Go \overline{\emptyset 0} \overline{Ia} \overline{C2} \overline{C5} \overline{C8} (\overline{C3} + \overline{C4}) \\
 \text{(67)} &+ \overline{F1} F3 \overline{Ts} Aw Tp \\
 \\
 rIa &= \\
 &+ T24 \overline{C9} \overline{\emptyset 0} Ia Go \\
 \text{(41, 51)} &+ \overline{C23} \overline{\emptyset 6} 01 \overline{02} \overline{04} \overline{05} 06 T24 \\
 \text{(00)} &+ T0 F1 \\
 &+ \overline{\emptyset 3} T24 \\
 &+ \overline{P14} F1 \overline{\emptyset 6} 01 \overline{02} \overline{04} \overline{05} 06 T24
 \end{aligned}$$

Index Flip-Flop

$$\begin{aligned} sIx &= \\ &+ \overline{\text{Q0}} \text{T24} \text{Go} \text{C1} \\ &+ \text{T24} \overline{\text{Q3}} \\ rIx &= \\ &+ \overline{\text{Q3}} \overline{\text{T24}} \text{Xn} \\ (66, 67) &+ \overline{\text{Q0}} \overline{\text{Ia}} \text{02} \overline{\text{Ts}} \overline{\text{O3}} \text{04} \text{05} \text{Q1} \\ &+ \text{Tp} \end{aligned}$$

Interrupt

$$\begin{aligned} sInt &= \text{End T10 Ir} (\text{En} + \text{En}) \overline{\text{Eom}} + \text{End T10 Is} \\ rInt &= \text{St} + \text{T10} \overline{\text{F1}} \text{Int} \\ Ir &= \overline{\text{Ir}} \\ Is &= \overline{\text{Is}} \end{aligned}$$

Indirect Transfer Gate for External Use on Priority Interrupt

$$\begin{aligned} Ib &= \overline{\text{Q0}} \text{Ia} \overline{\text{O1}} \overline{\text{O2}} \overline{\text{O3}} \text{06} (\text{T22} - \text{T17}) \\ &+ \text{St} (\text{T22} - \text{T17}) \\ &+ \text{Ij} \overline{\text{Ts}} \text{F1} (\text{T22} - \text{T17}) \end{aligned}$$

Interrupt Subroutine Entry

$$\text{Ie} = \text{Int} \overline{\text{F1}} (\text{T22} - \text{T17})$$

Address Lines to Memory

$$\begin{aligned} \overline{\text{L1}} &= \text{S1} \overline{\text{Tsm}} + \text{Iw10} \text{Tsm} \text{Wp} + \text{Iy10} \text{Tsm} \overline{\text{Wp}} \\ \overline{\text{L2}} &= \text{S2} \overline{\text{Tsm}} + \text{Iw11} \text{Tsm} \text{Wp} + \text{Iy11} \text{Tsm} \overline{\text{Wp}} \\ &\vdots \\ \overline{\text{L14}} &= \text{S14} \overline{\text{Tsm}} + \text{Iw23} \text{Tsm} \text{Wp} + \text{Iy23} \text{Tsm} \overline{\text{Wp}} \end{aligned}$$

Also provide $\overline{\text{L3}}$ through $\overline{\text{L13}}$

Clear M

$$\begin{aligned} M_c &= \\ &+ T_p P_0 \\ &+ T_p \overline{\phi_4} \\ (43) \quad &+ T_p \overline{0_2} \overline{0_3} \overline{\phi_0} \overline{1_a} 0_5 \\ &+ T_p T_{sm} W_p \overline{W_9} T_s \\ &+ T_p T_{sm} \overline{W_p} \overline{Y_9} T_s \\ &+ Q_1 \overline{Q_2} Q_3 \overline{Q_4} Q_5 (F_1 + \overline{F_3} + T_s) (T_{sm} + \overline{T_s}) \end{aligned}$$

Transfer C to M

$$M_{xc} = T_{24} P_0$$

Memory Pulse

$$\begin{aligned} sM_g &= M_c Q_1 \textcircled{Me} \overline{St} \\ rM_g &= Q_1 Q_2 Q_3 \overline{Q_4} M_g \end{aligned}$$

Read Timing

$$M_{rt} = M_g \overline{Q_2} (\overline{Q_3} + Q_4)$$

Write Timing

$$M_{wt} = M_g Q_2 (M_{dt} Q_1 + \overline{Q_3} Q_5)$$

Digit Timing

$$\begin{aligned} M_{dt} &= M_g Q_2 (\overline{Q_3} + Q_4) \\ R_w &= M_g \overline{Q_2} \\ W_r &= M_g Q_2 (M_{dt} + Q_1) \end{aligned}$$

Memory Strobe

$$Ms = Mg (T5 - T0) \overline{Q4} \overline{Q5} Q1$$

Memory Register Logic (25 flip-flops)

$$\begin{aligned} sM0 &= Mxc C0 \\ &+ Ms Md0 \end{aligned}$$

$$rM0 = Mc$$

$$\begin{aligned} sM1 &= Mxc C1 \\ &+ Ms Md1 \end{aligned}$$

$$rM1 = Mc$$

$$\begin{aligned} sM24 &= Mxc C24 \\ &+ Ms Md24 \end{aligned}$$

$$rM24 = Mc$$

O REGISTER

Clear O

$$\begin{aligned} Oc &= Tp \text{ End} \\ &+ \emptyset 7 \\ (23) &+ \overline{01} \overline{03} 05 Tp \overline{Ia} \\ &+ St \end{aligned}$$

Transfer C to O

$$\begin{aligned} Oxc &= \emptyset 0 Go T24 \overline{Ia} \overline{C2} \\ sO1 &= Oxc C3 \\ rO1 &= Oc \\ (41) &+ 01 \overline{05} \overline{02} \overline{03} \emptyset 0 \overline{Ia} Xw Mc Q1 \end{aligned}$$

O REGISTER (continued)

sO2 = Oc
rO2 = Oxc $\overline{C4}$

sO3 = Oxc C5
rO3 = Oc

sO4 = Oxc C6
rO4 = Oc

sO5 = Oxc C7
rO5 = Oc

sO6 = Oxc C8
rO6 = Oc

Overflow Flip-Flop

sOf =
(54, 55) + 01 $\overline{02}$ 03 04 $\emptyset 6$ T0 \overline{Xz} \overline{Yz} Cz
(54, 55) + 01 $\overline{02}$ 03 04 $\emptyset 6$ T0 Xz Yz \overline{Cz}
(67) + $\emptyset 3$ 06 $\overline{S1}$ T0 An \overline{Dc}
(67) + $\emptyset 3$ 06 $\overline{S1}$ T0 \overline{An} Dc
(64) + Rf 01 $\emptyset 6$ T0 \overline{Cz} C23 \overline{Ar} Su Dc $\overline{P0}$
(51) + $\emptyset 6$ 01 $\overline{02}$ $\overline{04}$ $\overline{05}$ 06 03 C0 T24
(61) + $\emptyset 4$ 01 T0 \overline{Yz} Cz

rOf =
(40) + $\emptyset 5$ 01 $\overline{04}$ T0 C10 $\overline{C11}$ C23
+ (St)
+ Eom C10 $\overline{C11}$ C23
(64) + Rf 01 $\emptyset 6$ T24
+ P0 $\emptyset 0$ Of T0

Program Operator

sP0 = $\emptyset 0 \overline{Ia} T24 Go C2$
 + Mc Tp
 (64) + Rf 01 $\emptyset 6 T24 Br Su$
 (64) + Rf 01 $\emptyset 6 T24 \overline{Br} \overline{Su}$
 (65, 67) + F2 $\overline{Ts} \overline{03} 04 06 Bn \overline{T24} \overline{T0} \overline{Tp}$
 (67) + F2 $\overline{Ts} \overline{03} 04 06 05 Ia S1 T24$
 (65) + F2 $\overline{Ts} \overline{03} 04 06 \overline{05} \overline{Aw} T24$

rP0 =
 + (St)
 + P0 T24
 + F2 T0
 (65, 67) + F2 $\overline{Ts} \overline{03} 04 06 \overline{Bn} \overline{T24}$

P Register enable = Pg

Pg = (Kr) Q2 $\overline{Ts} Go F1$
 + (Kr) Q2 $\overline{Ts} Go P0 \emptyset 0$
 (01, 41, 43) + (Kr) Q2 $\overline{Ts} Go \emptyset 0 \overline{Ia} \overline{02} \overline{03}$
 + (St)

sP1 = P0 $\emptyset 0 \overline{Q1} Q2 C8$
 (01, 41, 43) + $\emptyset 0 \overline{Ia} \overline{02} \overline{03} Add$
 (41, 51) + $\emptyset 6 01 \overline{02} \overline{04} \overline{05} 06 C23 \overline{Ia} \overline{Ts}$
 (41, 51) + $\emptyset 6 01 \overline{02} \overline{04} \overline{05} 06 \overline{C23} Ia$
 + $\overline{Ia} P14 F1 \overline{\emptyset 6 01 \overline{02} \overline{04} \overline{05} 06} Go$
 + $Ia \overline{P14} F1 \overline{\emptyset 6 01 \overline{02} \overline{04} \overline{05} 06}$

sP2 = P1
 sP3 = P2
 |
 |
 |
 sP14 = P13

PIN, POT

$$\begin{aligned} \text{Pin} &= Cxi Q1 \\ \text{Pot 1} &= \overline{F1} F2 \overline{F3} \overline{T_s} \overline{02} 06 \\ \text{Pot 2} &= \overline{02} 06 \overline{02} Q1 \end{aligned}$$

Computer to computer

$$\overline{04} \overline{01} \overline{04} 06 = Rti$$

Pulse Counter

$$\begin{aligned} sQ1 &= \overline{Q3} Q5 Q6 \\ rQ1 &= \overline{Q3} \overline{Q4} \overline{Q5} \\ \\ sQ2 &= \overline{Q1} \overline{Q5} \overline{Q6} \\ rQ2 &= Q1 \overline{Q4} \overline{Q5} \\ \\ sQ3 &= \overline{Q3} Q4 \overline{Q5} \overline{Q6} + T0 \\ rQ3 &= Q3 Q4 \overline{Q5} \overline{Q6} \\ \\ sQ4 &= \overline{Q4} Q5 \overline{Q6} (Q1 + Q3) \\ rQ4 &= Q4 Q5 \overline{Q6} \\ \\ sQ5 &= \overline{Q5} Q6 \\ rQ5 &= Q5 Q6 (Q1 + Q3) \\ \\ sQ6 &= \overline{Q6} \\ rQ6 &= Q6 \end{aligned}$$

Pulse Timing

$$\begin{aligned}
 (T9) &= Q1 \overline{Q2} Q3 \overline{Q4} \overline{Q5} \\
 (T0) &= \overline{Q1} \overline{Q2} \overline{Q3} Q5 \\
 (Tp) &= \overline{Q1} \overline{Q2} Q3 Q5 \\
 (T24) &= \overline{Q1} \overline{Q2} Q3 \overline{Q5} \\
 (T23) &= \overline{Q1} Q2 \overline{Q4} \overline{Q5} \\
 (T22 - T17) &= \overline{Q1} Q2 \overline{T23} \\
 (\overline{Tp} \overline{T24}) &= Q1 + Q2 + \overline{Q3} \\
 (T21 + T22) &= \overline{Q1} Q2 Q3 Q5 \\
 (T10) &= Q1 Q2 \overline{Q4} \overline{Q5} \\
 (T5 - T0) &= \overline{Q2} \overline{Q3} \\
 T22 &= (T21 - T22) \overline{Q4} \\
 T2 &= (T5 - T0) Q1 \overline{Q4} \overline{Q5}
 \end{aligned}$$

Ready Flip-Flop

$$\begin{aligned}
 sRf &= \\
 (12, 32) &+ \overline{01} 03 \overline{1a} \overline{04} \overline{F1} \overline{F3} \overline{Ts} \overline{Wf} (W0 + \overline{W9}) 05 \overline{06} \\
 (10, 30) &+ \overline{01} 03 \overline{1a} \overline{04} \overline{F1} \overline{F3} \overline{Ts} \overline{Yf} (Y0 + \overline{Y9}) \overline{05} \\
 (13, 33) &+ \overline{01} 03 \overline{1a} \overline{04} \overline{F1} \overline{F3} \overline{Ts} Q2 Rt \overline{02} 06 \\
 (64) &+ \overline{C2} \overline{C5} C6 \overline{C7} \overline{C8} \overline{C9} \overline{00} Go T24 \overline{1a} \\
 (66) &+ \overline{03} \overline{06} T24 \\
 (64) &+ \overline{03} 04 \overline{05} \overline{06} \overline{C9} \overline{00} T24 Go \overline{Ts}
 \end{aligned}$$

$$\begin{aligned}
 rRf &= \\
 &+ Tp \overline{03} \\
 &+ Tp \text{ End } \overline{Sk} \overline{Ts}
 \end{aligned}$$

Clear S

$$\begin{aligned}
 Sc &= \text{End } T10 \\
 &+ \overline{00} T10
 \end{aligned}$$

Transfer C to S

$$S_{xc} = T_9 \overline{00} \overline{P0} (I_a + 03 + 02 + \overline{00})$$

Transfer P to S

$$S_{xp} = T_9 \text{End} \overline{\text{Int}} \\ + \overline{02} \overline{03} \overline{I_a} \overline{00} T_9 \overline{\text{Int}}$$

Interrupt N to S

$$S_{xn} = T_9 \text{Int} \overline{T_s}$$

S REGISTER

$$sS1 = \\ + C0 S_{xc} \\ + P1 S_{xp}$$

$$rS1 = S_c$$

$$sS2 = \\ + C1 S_{xc} \\ + P2 S_{xp}$$

$$rS2 = \\ + S_c$$

$$sS3 = \\ + C2 S_{xc} \\ + P3 S_{xp}$$

$$rS3 = S_c$$

$$sS4 = C3 S_{xc} \\ + P4 S_{xp}$$

$$rS4 = S_c$$

S REGISTER (continued)

$$\begin{aligned} \text{sS5} &= \text{N5 Sxn} \\ &+ \text{C4 Sxc} \\ &+ \text{P5 Sxp} \end{aligned}$$

$$\text{rS5} = \text{Sc}$$

$$\begin{aligned} \text{sS6} &= \text{N6 Sxn} \\ &+ \text{C5 Sxc} \\ &+ \text{P6 Sxp} \end{aligned}$$

$$\text{rS6} = \text{Sc}$$

$$\begin{aligned} \text{sS7} &= \text{N7 Sxn} \\ &+ \text{C6 Sxc} \\ &+ \text{P7 Sxp} \end{aligned}$$

$$\begin{aligned} \text{rS7} &= \\ &+ \text{Sc} \end{aligned}$$

$$\begin{aligned} \text{sS8} &= \text{N8 Sxn} \\ &+ \text{C7 Sxc} \\ &+ \text{P8 Sxp} \end{aligned}$$

$$\text{rS8} = \text{Sc}$$

$$\begin{aligned} \text{sS9} &= \\ &+ \text{C8 Sxc} \\ &+ \text{P9 Sxp} \\ &+ \text{N9 Sxn} \end{aligned}$$

$$\begin{aligned} \text{rS9} &= \\ &+ \text{Sc} \\ &+ \overline{\text{Ø3}} \overline{\text{T24}} \overline{\text{S10}} \overline{\text{S11}} \overline{\text{S12}} \overline{\text{S13}} \overline{\text{S14}} \end{aligned}$$

S REGISTER (continued)

$$\begin{aligned} \text{sS10} &= \\ &+ \text{C9 Sxc} \\ &+ \text{P10 Sxp} \\ &+ \text{N10 Sxn} \\ &+ \text{Ø3 T24 } \overline{\text{S10}} \overline{\text{S11}} \overline{\text{S12}} \overline{\text{S13}} \overline{\text{S14}} \end{aligned}$$

$$\begin{aligned} \text{rS10} &= \\ &+ \text{Sc} \\ &+ \text{Ø3 T24 S10 } \overline{\text{S11}} \overline{\text{S12}} \overline{\text{S13}} \overline{\text{S14}} \end{aligned}$$

$$\begin{aligned} \text{sS11} &= \\ &+ \text{C10 Sxc} \\ &+ \text{P11 Sxp} \\ &+ \text{N11 Sxn} \\ &+ \text{Ø3 T24 } \overline{\text{S11}} \overline{\text{S12}} \overline{\text{S13}} \overline{\text{S14}} \end{aligned}$$

$$\begin{aligned} \text{rS11} &= \\ &+ \text{Sc} \\ &+ \text{Ø3 T24 S11 } \overline{\text{S12}} \overline{\text{S13}} \overline{\text{S14}} \end{aligned}$$

$$\begin{aligned} \text{sS12} &= \\ &+ \text{C11 Sxc} \\ &+ \text{P12 Sxp} \\ &+ \text{N12 Sxn} \\ &+ \text{Ø3 T24 } \overline{\text{S12}} \overline{\text{S13}} \overline{\text{S14}} \end{aligned}$$

$$\begin{aligned} \text{rS12} &= \\ &+ \text{Sc} \\ &+ \text{Ø3 T24 S12 } \overline{\text{S13}} \overline{\text{S14}} \end{aligned}$$

$$\begin{aligned} \text{sS13} &= \\ &+ \text{C12 Sxc} \\ &+ \text{P13 Sxp} \\ &+ \text{N13 Sxn} \\ &+ \text{Ø3 T24 } \overline{\text{S13}} \overline{\text{S14}} \end{aligned}$$

$$\begin{aligned} \text{rS13} &= \\ &+ \text{Sc} \\ &+ \text{Ø3 T24 S13 } \overline{\text{S14}} \end{aligned}$$

S REGISTER (continued)

sS14 = N14 Sxn
+ C13 Sxc
+ P14 Sxp
+ Ø3 T24 $\overline{S14}$

rS14 =
+ Sc
+ Ø3 T24 S14

SCOPE SIGNALS

	<u>Color</u>
An	Red
Bn	Yellow
C23	White
Xn	Natural
Ecw	Black
Ts	Yellow - <i>P2-165</i>
Ø0	Orange
Tp End \overline{Sk} Go M0	Red ← { Note: This signal provides a scope "sync" on any instruction executed which has a "1" in bit position zero.
T0	Brown
Gnd	Black

Skip Flip-Flop

$$\begin{aligned}
 sSk &= \\
 (70, 72) &+ 01\ 03\ \overline{04}\ \emptyset 6\ \overline{06}\ T24 \\
 (73) &+ 01\ 03\ \overline{04}\ \emptyset 6\ 05\ 06\ 02\ \overline{Tp}\ \overline{T24}\ \overline{T0}\ An\ \overline{C23} \\
 (73) &+ 01\ 03\ \overline{04}\ \emptyset 6\ 05\ 06\ T0\ C23\ \overline{An} \\
 (53) &+ 01\ 03\ \overline{04}\ \emptyset 6\ 05\ 06\ T0\ C23\ \overline{02} \\
 (40) &+ \emptyset 5\ 01\ \overline{04}\ T0\ Sks \\
 (66, 67) &+ \overline{F1}\ F3\ \overline{Ts}\ \overline{S9}\ \overline{S10}\ \overline{S11}\ \overline{S12}\ \overline{S13}\ \overline{S14} \\
 (67) &+ \overline{F1}\ F3\ \overline{Ts}\ 06\ S2\ T0\ Aw\ \overline{An} \\
 (67) &+ \overline{F1}\ F3\ \overline{Ts}\ 06\ S2\ T0\ \overline{Aw}\ An \\
 (41) &+ 01\ \overline{05}\ \overline{02}\ \overline{03}\ \emptyset 0\ \overline{Ia}\ \overline{Tp}\ \overline{T24}\ \overline{T0}\ \overline{Xn}
 \end{aligned}$$

$$\begin{aligned}
 rSk &= \\
 (72) &+ 01\ 03\ \overline{04}\ \emptyset 6\ 05\ \overline{06}\ \overline{Tp}\ \overline{T24}\ C23\ An \\
 (73) &+ 01\ 03\ \overline{04}\ \emptyset 6\ 05\ 06\ \overline{An}\ C23\ \overline{Tp}\ \overline{T24}\ \overline{T0} \\
 (73) &+ 01\ 03\ \overline{04}\ \emptyset 6\ 05\ 06\ An\ \overline{C23}\ T0 \\
 &+ \emptyset 0\ T0 \\
 &+ \emptyset 7 \\
 (70) &+ \emptyset 6\ 01\ 03\ \overline{04}\ \overline{05}\ (\overline{Tp}\ \overline{T24})\ Bn\ \overline{An}\ C23 \\
 (70) &+ \emptyset 6\ 01\ 03\ \overline{04}\ \overline{05}\ (\overline{Tp}\ \overline{T24})\ Bn\ An\ \overline{C23} \\
 &+ \textcircled{St}
 \end{aligned}$$

SKS

Skip if:

$$\begin{aligned} \text{Sks} &= C_{10} \overline{C_{11}} C_{13} (\overline{Y_9} \overline{Y_{10}} \overline{Y_{11}} \overline{Y_{12}} \overline{Y_{13}} \overline{Y_{14}}) \\ &+ C_{10} \overline{C_{11}} C_{14} \overline{W_9} \overline{W_{10}} \overline{W_{11}} \overline{W_{12}} \overline{W_{13}} \overline{W_{14}} \\ &+ C_{10} \overline{C_{11}} C_{15} (\overline{Kb1}) \\ &+ C_{10} \overline{C_{11}} C_{16} (\overline{Kb2}) \\ &+ C_{10} \overline{C_{11}} C_{17} (\overline{Kb3}) \\ &+ C_{10} \overline{C_{11}} C_{18} (\overline{Kb4}) \\ &+ C_{10} \overline{C_{11}} C_{19} (\overline{Ye}) \\ &+ C_{10} \overline{C_{11}} C_{20} \overline{We} \\ &+ C_{10} \overline{C_{11}} C_{21} (E_n + \overline{E_n}) \\ &+ C_{10} \overline{C_{11}} C_{22} \overline{E_n} \\ &+ C_{10} \overline{C_{11}} C_{23} \overline{Of} \\ &+ \overline{C_{10}} C_{11} S_{io} \\ &+ C_{10} C_{11} S_{sc} \end{aligned}$$

Sio = Inverter fed externally

Ssc = Inverter fed externally

Su (Used in Exchange, Mup and Div Step)

$$\begin{aligned}
 sSu &= \\
 (64) &+ Rf \ 01 \ \overline{00} \ Br \ (T22 + T21) \ \overline{Q4} \\
 (65) &+ F2 \ \overline{03} \ 04 \ 06 \ \overline{T_s} \ T24 \ C0 \ Aw \\
 (65) &+ F2 \ \overline{03} \ 04 \ 06 \ \overline{T_s} \ T24 \ \overline{C0} \ \overline{Aw} \\
 &+ Ex \ T0 \ \overline{Su} \ (Kb) \\
 &+ Ex \ T0 \ \overline{Su} \ (Kx) \\
 rSu &= Tp \ End \ Go \\
 &+ Ex \ T0 \ Su \\
 &+ (St)
 \end{aligned}$$

Buffer Select Flip-Flop

$$\begin{aligned}
 sWp &= (\overline{Go} + Tsw) \ \overline{Tsy} \ \overline{Tsm} \ Tp \\
 rWp &= (Go \ \overline{Tsw} + (Tsy)) \ \overline{Tsm} \ Tp + (Kf)
 \end{aligned}$$

Time-Share Flip-Flop

$$\begin{aligned}
 sTs &= (Tsw + (Tsy)) \ Tp \\
 rTs &= \overline{Tsw} \ \overline{Tsy} \ Tp \ \overline{Tsm} \ (Kf)
 \end{aligned}$$

Time-Share Memory

$$\begin{aligned}
 sTsm &= Ts \ T10 \ \overline{Tsm} \\
 rTsm &= \overline{T_s} + T10 \ Tsm
 \end{aligned}$$

$\overline{01} \ 03 \ \overline{04} \ \overline{06} \ F1 \ \overline{F3} \ \overline{T_s} \ 05$ to W buffer

$\overline{01} \ 03 \ \overline{04} \ \overline{06} \ F1 \ F3 \ \overline{T_s} \ \overline{05}$ to Y buffer

X REGISTER

$$\begin{aligned}
 sXw &= \\
 &+ \overline{Xnr} Xn \\
 (71) &+ Xnr 01 03 \overline{04} \overline{06} C23 \\
 (41) &+ 01 \overline{05} \overline{02} \overline{03} \overline{00} \overline{Ia} \overline{Xn} \overline{Sk} \\
 (41) &+ 01 \overline{05} \overline{02} \overline{03} \overline{00} \overline{Ia} Xn Sk \\
 (67) &+ Xnr \overline{03} \overline{Ix} Xn \\
 (67) &+ Xnr \overline{03} Ix \overline{Xn} \\
 &+ Xnr Ex C23 \\
 (77) &+ Xnr 01 02 03 04 Add \\
 &+ \textcircled{Kf} \overline{T21} \overline{T22}
 \end{aligned}$$

$$\begin{aligned}
 Xnr &= \\
 (71) &+ 01 03 \overline{04} \overline{06} 02 \overline{05} 06 \\
 (41) &+ \overline{00} \overline{Ia} \overline{02} \overline{03} 01 \overline{05} \\
 (67) &+ \overline{03} 06 S2 \\
 &+ Ex Dc Su \\
 &+ Ex \textcircled{Kx} \\
 (77) &+ 01 02 03 04 05 06 \overline{Ia} \overline{00} Q2 \\
 &+ \textcircled{Kf} (T21 + T22)
 \end{aligned}$$

Adder

$$\begin{aligned}
 Xz &= Xn Ix \overline{F1} \overline{F3} \overline{Ts} \\
 (54-57) &+ An F1 03 \\
 (64) &+ Ar Rf 01 \overline{06} \\
 (65) &+ Dc F2 \overline{Ts} \overline{03} 04 06
 \end{aligned}$$

$$\begin{aligned}
 Yz &= \\
 &+ C23 \overline{F1} \overline{F3} \overline{Ts} \\
 (+, -,) &+ F1 C23 06 \overline{Rf} \\
 &+ F1 \overline{C23} \overline{06} \overline{Rf} \\
 (64) &+ \overline{06} Rf 01 \overline{Dc} C22 \\
 (64) &+ \overline{06} Rf 01 Dc C23 \overline{P0}
 \end{aligned}$$

$$\text{Add} = \overline{Xz} Yz \overline{Cz} + Xz \overline{Yz} Cz + \overline{Xz} Yz Cz + \overline{Xz} \overline{Yz} \overline{Cz}$$

Priority Interrupt

$$\begin{aligned}
 s1s1 &= (\overline{T22} - T17) \text{ (11)} \\
 r1s1 &= I_{p1} \underline{Ib} + \overline{St} [dc] \\
 s1p1 &= I_{s1} \underline{Ie} \\
 r1p1 &= I_{p1} \underline{Ib} + \overline{St} [dc] \\
 s1s2 &= (\overline{T22} - T17) \text{ (12)} \\
 r1s2 &= \overline{I_{p1}} I_{p2} \underline{Ib} + \overline{St} [dc] \\
 s1p2 &= \overline{I_{s1}} I_{s2} \underline{Ie} \\
 r1p2 &= \overline{I_{p1}} I_{p2} \underline{Ib} + \overline{St} [dc] \\
 \text{(Ir)} &= I_{s1} \overline{I_{p1}} \\
 &+ \overline{I_{s1}} I_{s2} \overline{I_{p2}} \\
 &+ \overline{I_{s1}} \overline{I_{s2}} I_{s3} \overline{I_{p3}} + \dots
 \end{aligned}$$

SECTION II

W BUFFER AND INPUT/OUTPUT OPERATIONS

INTRODUCTION

This section describes the theory of operation of the W Buffer and Input/Output Equipment. It is intended for engineering, maintenance and training use. For proper use of this document, the reader should be familiar with the SDS Reference Manual for this computer.

The operation of the optional Y Buffer is almost identical to that of the W Buffer.

GENERAL OPERATION

The Input/Output or W Buffer contains a full-word register, a six-bit character register, six-bit unit address register and the associated control circuitry needed to transfer full words to and from memory. The W Buffer communicates directly with external devices using a 6-bit character. Parity detection and generation is automatically performed in the buffer, but is not part of the computer word.

Input and output operations using the buffer are basically performed in the following manner. An EOM instruction sets the input or output address to designate the particular I/O device, input or output status, and the character count (number of characters per word). WIM and MIW instructions are then used to transfer information between memory (via the C register) and the Word Assembly Register (WAR). When the WAR has been filled on input (or emptied on output), an interrupt can occur to cause the computer to unload (WIM) or fill (MIW) the WAR unless the interrupt has been disabled; in case the interrupt has been disabled, the WIM or MIW instruction will be executed prior to need and held until the buffer is ready for execution.

When an EOM0XXXX instruction to start an input or output process is executed, the buffer unit address register and character counter is set up from the C register. The registers are first cleared by W_c ,

$$W_c = B_{uc} \overline{C_{17}} (T_{22} - T_{17}) + \dots$$

$$B_{uc} = \overline{050105} \overline{C_{10} C_{11}}$$

and then set from the C register by W_s ,

$$W_s = B_{uc} \overline{C_{17}} (T_5 - T_0)$$

where $\overline{C_{17}}$ designates the W Buffer.

$sW_{14} = W_s C_{23}$ $rW_{14} = W_c$ \vdots $sW_{10} = W_s C_{19}$ $rW_{10} = W_c$	}	Unit address code																		
$sW_9 = W_s C_{18}$ $rW_9 = W_c$	}	$W_9 = 1$ for Output $W_9 = 0$ for Input																		
$sW_8 = W_s C_{16} + \dots$ $rW_8 = W_c (T_{22} - T_{17}) + \dots$ $sW_7 = W_s C_{15} + \dots$ $rW_7 = W_c (T_{22} - T_{17}) + \dots$	}	Character count	<table style="border-collapse: collapse;"> <tr> <td style="padding-right: 10px;">W_7</td> <td style="padding-right: 10px;">W_8</td> <td style="padding-right: 10px;">Character/word</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">4</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">3</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">2</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> </tr> </table>	W_7	W_8	Character/word	1	1	4	1	0	3	0	1	2	0	0	1		
W_7	W_8	Character/word																		
1	1	4																		
1	0	3																		
0	1	2																		
0	0	1																		

Refer to Drawing 19.

At the end of the start EOM0XXXX instruction, W4 is set on for two pulse times to gate the storing of the character count into the WAR.

$$\begin{aligned}
 sW4 &= Ws T0 + - - - \\
 rW4 &= W4 T24 + - - - \\
 sWw &= W4 Tp W8 + W4 T24 W7 \\
 &+ - - - + (Tp + T24) \overline{W4} Wn + \overline{W4} \overline{Wx} Wn
 \end{aligned}$$

This allows W8 and W7 to act as a character counter during input or output and be reloaded from the WAR each time that a completed input word is stored from the WAR, or a new output word is loaded into the WAR by a Wx signal.

$$\begin{aligned}
 sW8 &= - - - + Wx T24 Ww + - - - \\
 sW7 &= - - - + Wx T24 \overline{W4} Wn + - - -
 \end{aligned}$$

Both for shifting an input character from the single character register into the WAR, and for shifting an output character from the WAR into the SCR, W4 is set for (T23 - T0) of one machine cycle to gate a one-character precession in the WAR, by causing the data in the WAR to recirculate through the SCR.

$$\begin{aligned}
 sR1 &= W4 Wn \overline{Wx} \overline{Tp} \overline{T24} + - - - \\
 rR1 &= W4 \overline{Wn} \overline{Wx} + - - - \\
 sR2 &= W4 R1 + - - - \\
 rR2 &= W4 \overline{R1} + - - - \\
 &| \\
 &| \\
 &| \\
 sR6 &= W4 R5 + - - - \\
 rR6 &= W4 \overline{R5} + - - - \\
 sWw &= W4 R6 + - - - + \overline{W4} Wn \overline{Wx}
 \end{aligned}$$

Wf is set when a WIM or MIW instruction is executed. Wf then allows precessions of the WAR until the character counter (W7-W8) indicates that the last character is being precessed and Wf is reset.

The signaling to the computer for a WIM or MIW instruction is conditioned by \overline{Wf} (- - - -), indicating that the WAR is full or empty.

$$\begin{aligned}
 sWf &= Wx (T5 - T0) \overline{W4} \\
 rWf &= \overline{W8} \overline{W7} W4 (T22 - T17)
 \end{aligned}$$

The character count at T24 and Tp in Wn is not altered by this precession. At the end of each precession of the WAR, the character count in W8 and W7 is decremented until W8 W7 = 00.




FIGURE 19

W BUFFER
INFORMATION FLOW

$$\begin{aligned}
sW8 &= \text{---} + W7 \overline{W8} W4 T0 + \text{---} \\
rW8 &= \text{---} + W8 W4 T0 \\
rW7 &= \text{---} + W7 \overline{W8} W4 T0
\end{aligned}$$

The setting of W4 is interlocked with W6 and W5 to cause a precession of the WAR after each input or output clock signal, E_{cw}. The setting of W4 is also interlocked with Wf to prevent a precession when the WAR is full on input or empty on output. The clock E_{cw} is detected by W6 as follows.

$$\begin{aligned}
sW6 &= \overline{W5} E_{cw} (T22 - T17) \\
rW6 &= W5 T0 + Wc
\end{aligned}$$

The precess condition is then detected by W5.

$$\begin{aligned}
sW5 &= \overline{W5} W6 \overline{E_{cw}} T0 + \text{---} \\
rW5 &= W4 T0 + Wc
\end{aligned}$$

The actual precessing is then controlled by W4.

$$\begin{aligned}
sW4 &= \text{---} + W5 Wf T24 + \text{---} \\
rW4 &= \text{---} + W4 T0
\end{aligned}$$

Wh and W0 provide an interlock on interrupt signaling in connection with the stopping of an input or output process, as will be indicated later.

The foregoing discussion applies to both input and output processes. Particular features of the input and output processes are discussed separately in the following material.

INPUT PROCESS ($\overline{W9}$)

After an EOM0XXXX instruction starts an input process, Wf is set to prepare the W Buffer to precess the first input character into the WAR.

$$sWf = \text{---} + Wc \overline{Wh}$$

The S.C.R. is cleared between input clock signals by $\overline{W9} \overline{W6} \overline{W5} \overline{W4}$ and the input character signals Zw1, Zw2 . . . Zw6 and Zwp, are gated into the character buffer during input clock signals by $\overline{W9} W6 \overline{W5}$.

$$\begin{aligned}
sR1 &= \text{---} + \overline{W9} W6 \overline{W5} Zw1 \\
rR1 &= \text{---} + \overline{W9} \overline{W6} \overline{W5} \overline{W4} + \text{---} \\
&\vdots \\
sR6 &= \text{---} + \overline{W9} W6 \overline{W5} Zw6 \\
rR6 &= \text{---} + \overline{W9} \overline{W6} \overline{W5} \overline{W4} + \text{---} \\
&\vdots \\
sRp &= \overline{W9} W6 \overline{W5} Zwp + \text{---} \\
rRp &= \overline{W9} \overline{W6} \overline{W5} \overline{W4} + \text{---}
\end{aligned}$$




FIGURE 20
 INPUT TIMING CHART
 (2 Char. /Word)

TIME

2.7

The Input Timing Chart indicates the basic flow of the input process. The execution of the first WIM instruction is shown occurring late to illustrate how the S.C.R. accepts and holds one more character after the WAR is full. When a WIM instruction is executed late, the Error Detector flip-flop is set and, if desired, this condition can be tested by an SKS instruction. The Error Detector flip-flop (We) is reset by each EOM0XXXX instruction.

$$sWe = W0 \overline{W6} W5 E_{cw} T_p + - - -$$

$$rWe = W_c \overline{W_h}$$

The Error Detector flip-flop is also set if an input character has an even parity.

The Rp flip-flop is used to check the character parity as each character is shifted into the WAR.

$$sRp = - - - + \overline{W9} W4 \overline{Rp} W_w (T_{22} - T_{17}) + - - -$$

$$rRp = - - - + \overline{W9} W4 Rp W_w (T_{22} - T_{17}) + - - -$$

$$sWe = - - - + \overline{W9} W4 \overline{Rp} (T_5 - T_0) + - - -$$

Each time a WIM instruction is executed, the C and Word Assy registers are interchanged.

$$sC0 = \overline{04} \overline{01} \overline{04} \overline{05} \overline{06} W_n$$

$$W_x = (\overline{01} \overline{03} \overline{04} \overline{05} \overline{06} F_1 \overline{F3}) \overline{T_s} + - - -$$

$$sW_w = W4 R_6 + (\overline{T_{24}} \overline{T_p}) \overline{W4} W_x C_{23} + - - - + \overline{W4} W_n \overline{W_x}$$

$$sR1 = W4 W_n \overline{W_x} + - - -$$

$$rR1 = W4 \overline{W_n} \overline{W_x} + - - -$$

$$sR6 = W4 R_5 + - - -$$

$$rR6 = W4 \overline{R_5} + - - -$$

Synchronizing W6 and W5 with T0 and T22-T17 allows the input clock to be ambiguous for one machine cycle both while going true and while going false. The input clock must be unambiguously true for almost one machine cycle and unambiguously false for at least one machine cycle (f max = 62.5 Kc). Refer to Figure 21. The input character signals must rise while the clock signal is up and fall before the rise of the next clock signal.

A photo-reader input process is terminated by detecting tape gap following the block of input data. Since the photo-reader must be able to read tape leader until the start of a block, the W0 flip-flop inhibits the sprocket clock signals until it is set by the first or second character.

$$sW0 = \overline{W9} W6 \overline{W8} + - - -$$

$$rW0 = W_c + - - -$$

The input clock signal is derived from the tape characters, and after W0 is set, by the sprocket signal. SP




FIGURE 21

INPUT SIGNAL CHARACTERISTICS

TIME






FIGURE 22
 INFORMATION FLOW DIAGRAM
 PHOTOTAPE

$$Ecw = (Zw1 + Zw2 + Zw3 + Zw4 + Zw5 + Zw6 + Zwp + W0) Sp Re$$

$$Zw1 = (\text{Ch 6 amplifier}) Re$$

$$Zw2 = (\text{Ch 5 amplifier}) Re$$

$$Zwp = (\text{Ch 7 amplifier}) Re$$

The first, all-zeros character gated into the S.C.R. is detected by the halt detector, Wh, at the same time that W4 is set.

$$sWh = \overline{W9} \overline{W10} \overline{W11} W12 \overline{W13} (\overline{R1} \overline{R2} \overline{R3} \overline{R4} \overline{R5} \overline{R6} \overline{Rp}) W5 T24$$

$$+ - - -$$

$$rWh = Wc$$

$$sW4 = - - - + W5 Wf T24$$

$$rW4 = - - - + W4 T0$$

With Wh set, parity errors are no longer used to set We.

$$sWe = - - - + \overline{W9} W4 \overline{Rp} (T5-T0) \overline{Wh} + - - -$$

W4 is set for successive cycles until the character counter reads 00 when Wf is reset, and the W Buffer is reset.

$$sW4 = - - - + Wh T24$$

$$rW4 = - - - + W4 T0$$

$$sWf = - - - + Wc \overline{Wh}$$

$$rWf = \overline{W8} \overline{W7} W4 (T22-T17) + - - -$$

$$Wc = + - - - Wh \overline{Wf} T0 + - - -$$

The tape reader brake is signaled.

$$\text{reader 1 brake} \leftarrow \overline{W9} \overline{W10} \overline{W11} W12 \overline{W13} \overline{W14} \overline{Kf}$$


This termination process fills in the final input word with all-zero characters. The Photo-tape Termination Timing Charts show the flow of this termination process. A halt interrupt signal is generated during the $\overline{Wf} Wh$ cycle to call for a final WIM instruction and to signal the termination of the input process.

$$\textcircled{12w} = \overline{Wf} Wh (- - -)$$

The final WIM instruction in the Halt subroutine will store the data even though the last input may not have a complete complement of characters. The Magnetic Tape Input Timing Chart shows the flow of this input process. As with photo-reader input a final WIM instruction is executed after the halt interrupt to store any remaining characters in the WAR. The magnetic tape unit generates a halt signal with a time delay triggered by the tape gap signal and W0. The halt detector is then triggered by this halt signal.

$$sWh = - - - + Whs T24 + - - -$$

The magnetic tape-handler is also stopped directly from the Whs signal.



4 Char. /Word

FIGURE 23

TERMINATION TIMING A

PHOTOTAPE INPUT




FIGURE 24
 TERMINATION TIMING B
 PHOTOTAPE INPUT





FIGURE 25
 INFORMATION FLOW DIAGRAM
 MAGNETIC TAPE



2.15

FIGURE 26
 INPUT TIMING
 MAGNETIC TAPE

2 Char. /Word

2.16




FIGURE 27
 INPUT TERMINATION TIMING
 MAGNETIC TAPE

The tape unit may also check the longitudinal parity and generate an error signal, $\overline{We_s}$, if there is an error. This signal is used to set We_s .

$$sWe = - - - + We_s$$

The tape unit blocks the longitudinal parity character from generating an input clock signal.

OUTPUT PROCESS (W9)

When an EOM0XXXX instruction is executed to start an output process, an interrupt can be immediately signaled to call on the computer to load the WAR with the first output word,

$$\begin{aligned} rWf &= - - - + W_s W_9 + - - - & sW0 &= - - - + W_s W_9 \\ \textcircled{11w} &= \overline{Wf} W_0 \overline{Wh} (- - - -) + - - - \end{aligned}$$

Each MIW instruction or time-share operation loads the WAR from C register.

$$\begin{aligned} sWw &= W_4 R_6 + (\overline{T_{24}} \overline{T_p}) \overline{W_4} W_x C_{23} + - - - \overline{W_4} W_n \overline{W_x} \\ sR1 &= W_4 W_n \overline{W_x} (\overline{T_p} \overline{T_{24}}) + - - - + - - - \\ rR1 &= W_4 \overline{W_n} \overline{W_x} + - - - + - - - \\ &\quad \vdots \quad \quad \quad \vdots \\ sR6 &= W_4 R_5 + - - - \\ rR6 &= W_4 \overline{R_5} + - - - \\ W_x &= (\overline{01} 03 \overline{04} 05 \overline{06} F1 \overline{F3}) + - - - \end{aligned}$$

Each time W_4 is set to process an output character from the WAR into the SCR, R_p is used to generate an odd parity output bit.

$$\begin{aligned} sR_p &= - - - + W_9 W_4 \overline{R_p} W_n (T_5 - T_0) \overline{W_x} + W_9 W_4 (T_{22} - T_{17}) \\ &\quad + W_9 W_4 \overline{R_p} C_{23} (T_5 - T_0) W_x \\ rR_p &= - - - + W_9 W_4 R_p W_n (T_5 - T_0) \overline{W_x} + W_9 W_4 R_p C_{23} (T_5 - T_0) W_x \\ &\quad + - - - \end{aligned}$$

Figure 29, Output Timing Chart 1, indicates the basic flow of the output process. The execution of the second MIW instruction is shown occurring late, to illustrate how the SCR is cleared when a new output character is not available. If a new output character is not available in time, the error detector is set as with input.

$$\begin{aligned} sWe &= W_0 \overline{W_6} W_5 E_c T_p + - - - \\ rWe &= W_c \overline{W_h} \end{aligned}$$




FIGURE 28
 FLOW DIAGRAM
 OUTPUT PROCESS

As with input, the SCR is cleared at the start of output by $\overline{W9} \overline{W6} \overline{W5} \overline{W4}$. The first output character is, therefore, all zeros for the first clock signal, which is appropriate for a leader, or a gap in tape punching. For some forms of output, such as leaderless punching or typing, the first output character should be in the character buffer before the first clock signal. For this type of output, an EOM02XXX start instruction with a one-bit in C13 is used. This code bit is used to set W5 which then causes the first loading of the WAR to be followed directly by precession of the first output character into the SCR.

$$\begin{aligned} sW5 &= - - - + Ws C13 C18 \\ rW5 &= - - - + W4 T0 + Wc \\ sWf &= Wx (T5-T0) + - - - \\ sW4 &= W5 Wf T24 + - - - \\ rW4 &= W4 T0 + - - - \end{aligned}$$

Figure 30, Output Timing Chart 2, illustrates the flow of this process.

On output, E_{cw} is generated by various oscillator-type circuitry instead of from the characters. This circuitry is described in a separate publication.

To terminate an output process, the MIW instruction to load the last output word into the WAR is followed by an EOM 14000 instruction to reset W0 (EOM 14100 instruction for the Y Buffer).

$$rW0 = - - - + Ioc C12 \overline{C17} \overline{C20} + - - -$$

Resetting W0 results in the following: Further normal interrupt signals are blocked;

$$\textcircled{I1w} = \overline{Wf} W0 \overline{Wh} (- - - -)$$

further late load W error signals are blocked;

$$sWe = W0 \overline{W6} W5 E_{cw} T_p + - - -$$


and Wf is not set again after it is reset as the last output character is precessed into the SCR.

$$\begin{aligned} sWf &= Wx (T5-T0) + - - - \\ rWf &= \overline{W8} \overline{W7} W4 (T22-T17) + - - - \end{aligned}$$

Preventing the setting of Wf blocks W4 from being set after the last output character is precessed into the SCR.

$$sW4 = W5 Wf T24 + - - -$$

Preventing W4 from being set produces the state, $\overline{W0} \overline{W4} W5 \overline{W6}$, after the last output character has been processed by the output clock.




2 Char./Word starting with Gap or Leader

← TIME

FIGURE 29

OUTPUT TIMING CHART 1




2 Char. / Word starting with Leaderless punching or Typing

TIME

FIGURE 30

OUTPUT TIMING CHART 2

2.21



2 Char/Word

← TIME

FIGURE 31

OUTPUT TERMINATION TIMING

(Except Magnetic Tape)




2.23

2 Char. /Word

FIGURE 32
 OUTPUT TERMINATION TIMING
 MAGNETIC TAPE

2.24



2 Char. /Word

FIGURE 33
 OUTPUT TIMING CHART
 PUNCH

$$\begin{aligned}
sW6 &= \overline{W5} E_{cw} (T22 - T17) \\
rW6 &= W5 T0 + Wc \\
sW5 &= \overline{W5} W6 \overline{E_{cw}} T0 + \dots \\
rW5 &= W4 T0 + Wc
\end{aligned}$$

The state, $\overline{W4} W5 \overline{W6}$, is used to clear the SCR.

$$\begin{aligned}
rR1 &= \dots + W9 \overline{W4} W5 \overline{W6} \\
&\quad \vdots \qquad \qquad \qquad \vdots \\
rR6 &= \dots + W9 \overline{W4} W5 \overline{W6} \\
rRp &= \dots + W9 \overline{W4} W5 \overline{W6}
\end{aligned}$$

While the state, $\overline{W0} W5 \overline{W6}$, is used to set the halt detector for outputs other than magnetic tape outputs,

$$sWh = \dots + W9 \overline{W11} \overline{W0} W5 \overline{W6} T24 + \dots$$

and to signal a magnetic tape unit that the last output character has been processed.

$$\text{Magnetic tape unit} \leftarrow \overline{W0} W5 \overline{W6}$$

A magnetic tape unit, after a suitable delay, provides a halt signal, Whs , to set Wh .

$$sWh = \dots + Whs T24 + \dots$$

Regardless of the method of setting Wh to terminate an output process, the halt interrupt signal is generated in the cycle that Wh is set.

$$\begin{aligned}
(12w) &= \overline{Wf} W_{\text{in}} (E_n + \overline{E_n}) \\
rWh &= Wc \\
Wc &= \dots + Wh \overline{Wf} T0 + \dots
\end{aligned}$$

The Output Termination Timing Charts indicate the flow of the output termination processes.

The Punch Output Timing Chart shows the flow of this complete output process. A time delay triggered by the EOM0 XX4X start instruction causes tape leader to be punched first while inhibiting output clock signals. An all-zeros character is also punched for the first output clock signal. After the last output character is processed, a halt interrupt signal is generated.

The Magnetic Tape Output Timing Chart shows the flow of this output process.




FIGURE 35
FORWARD SCAN TIMING
MAGNETIC TAPE

A time delay triggered by the EOM02X5X start instruction causes a tape gap to be recorded first while inhibiting the output clock signals. After the last output character is recorded, $W9 \overline{W4} \overline{W5} \overline{W6}$ clears the SCR and $\overline{W0} \overline{W6} W5$ signals the tape unit to count three clock signals and record the longitudinal parity character, and triggers a second time delay. This delay causes a gap to be recorded after the data block. After the gap is completed, the tape unit generates a \overline{Whs} signal to halt the output process. Each character parity and the longitudinal parity of the characters reproduced at the read head are checked by the tape unit and an error signal, \overline{Wes} , is generated to set We for any detected errors.

$$sWe = - - - + Wes$$

SCAN ($\overline{W9} W10 W11$)

A forward scan of magnetic tape data blocks is started with an EOM0363X instruction. The process is similar to the magnetic tape reading process except that the character counter is blocked from reaching 00 again after $W0$ is set by $\overline{W9} W6 \overline{W8}$.

$$sW8 = - - - + \overline{W7} \overline{W9} W10 W11 \overline{Wh}$$

This prevents the normal interrupt signals by keeping Wf from being reset.

$$rWf = \overline{W8} \overline{W7} W4 (T22-T17) + - - -$$

$$\overline{I1W} = \overline{Wf} W0 \overline{Wh} (- - - - -)$$

This allows each input character to precess into the WAR without WIM instructions for setting Wf . When the end of a data block is reached, an interrupt signal is generated as Wf is reset.

$$rWf = - - - + \overline{W9} W10 W11 W0 \overline{Mtg} \overline{W7} (T22-T17)$$

$$\overline{I1w} = \overline{Wf} W0 \overline{Wh} (- - - - -)$$

This interrupt signal calls on the computer to execute a WIM instruction to store the last four characters of the data block from the WAR. Executing the WIM instruction sets $W7$ and Wf .

$$sWf = - - - + Wx (T5 - T0) W4$$

$$sW7 = - - - + Wx T24 \overline{W4} Wn$$

Eased on the last four data characters or a block counting program, the computer can reset $W0$ with another EOM0363X instruction to cause the scan process to continue without a pause through the gap and the next record. If $W0$ is not reset, the scan process will be terminated by a \overline{Whs} signal from the tape unit in a manner similar to the manner for terminating magnetic tape input. When the scan process is allowed to terminate, a halt interrupt signal is generated.

$$\overline{I2w} = \overline{Wf} Wh (- - - - -)$$

During the scan process the character parity is checked by the Rp flip-flop and the longitudinal parity is checked by the tape unit (only if W0 is reset after the longitudinal parity character). Any error during the entire scan process will set We as in the magnetic tape input process.

A reverse scan of magnetic tape data blocks is started with an EOM 0763X instruction. The process is similar to a forward magnetic tape scan, except that a WIM instruction at the end of a data block will store the first four data characters in reverse order, and that the longitudinal parity is not properly checked and We may be extraneously set.

In both the Magnetic Tape Forward and Reverse Scan Timing Charts, the first interrupt signal is followed by a WIM instruction to store the last four characters read. The halt interrupt signal informs the computer that the gap has been reached. Wf is shown reset early on termination by $\overline{W9} \overline{W10} \overline{W11} \overline{W0}$ (Mtg) $\overline{W7}$ (T22-T17) rather than by the normal $\overline{W8} \overline{W7} \overline{W4}$ (T22-T17) term. This allows Wh T24 to set W4 for only three 0's precessions rather than four before Wh Wf T0 resets the W Buffer. This has no significance because the WAR is cleared by the preceding WIM instruction.

If, after $\overline{W9} \overline{W10} \overline{W11} \overline{W0}$ (Mtg) $\overline{W7}$ (T22-T17) resets Wf to generate an interrupt signal, the WIM instruction is executed after Whs has set Wh; the last four characters read will be stored and a halt interrupt signal will still be generated. This is shown in the Magnetic Tape Forward Scan Timing Chart (late WIM instruction).

If, after $\overline{W9} \overline{W10} \overline{W11} \overline{W0}$ (Mtg) $\overline{W7}$ (T22-T17) resets Wf to generate an interrupt signal, the WIM instruction is executed before Whs can set Wh but an EOM 0353X instruction to continue the scan is executed after Whs has set Wh, a halt interrupt signal will be generated.

ERASE (W9 W10 W11)

A forward data block erase is started with an EOM 01X7X instruction. The erase process is similar to the magnetic tape output process except the SCR is forced to hold all zeros.

$$\begin{array}{l} rR1 = - - - + W9 W10 W11 \\ \vdots \qquad \qquad \qquad \vdots \\ rRp = - - - + W9 W10 W11 \end{array}$$

The process flows exactly as with magnetic tape output. Interrupt signals call on the computer to load W each time the WAR is empty. Executing an EOM 14000 instruction after an MIW instruction starts the output process termination. The tape unit generates a (Whs) signal after a gap is recorded to reset the W Buffer and generate a halt interrupt. The read head provides error signals, (Wes) for longitudinal or character parity errors.




FIGURE 36
REVERSE SCAN TIMING
MAGNETIC TAPE

FILL

Photo-Reader Input 1 is used to fill the computer. First, the Start pushbutton is pressed to make $\textcircled{\text{St}}$ true. $\textcircled{\text{St}}$ makes Wc true to reset the W Buffer.

$$Wc = - - - + \textcircled{\text{St}} (T5 - T0)$$

$$rW14 = Wc$$

⋮

$$rW9 = Wc$$

$$rW6 = - - - + Wc$$

$$rW5 = - - - + Wc$$

$$sWf = - - - + Wc \overline{Wh}$$

$$rWh = Wc$$

$$rWe = Wc$$

$$rW0 = Wc + - - -$$

$\textcircled{\text{St}}$ sets the character code to 11 for four characters per word and loads this code into the WAR.

$$sW8 = - - - + \textcircled{\text{St}}$$

$$rW8 = Wc (T22 - T17) + - - -$$

$$sW7 = - - - + \textcircled{\text{St}}$$

$$rW7 = Wc (T22 - T17) + - - -$$

$$sW4 = - - - + \textcircled{\text{St}} T0$$

$$rW4 = - - - + W4 T24$$

$$rIw = - - - + \textcircled{\text{St}}$$

$$sWw = W4 Tp W8 + W4 T24 W7 + - - - (T24 + Tp) \overline{W4} Wn$$

The fill input process is started by depressing the Fill switch, making Kf true. Kf is used to set W12.

$$sW12 = - - - + \text{Kf}$$

The input process proceeds and is terminated normally, when the Fill switch is released.

$$Re = \overline{W9} \overline{W10} \overline{W11} W12 \overline{W13} \overline{W14} \overline{Kf}$$

TIME-SHARE INTERLACE

The interlace system is optional equipment. One can be installed to work in conjunction with the W Buffer and another can be independently installed to work in conjunction with the Y Buffer. No more than two interlace systems can be attached to each 910 or 920 Computer.

The interlace system is "enabled" by an Ioc or Buc instruction that contains a "one" in bit position 9. Therefore, the interlace system can be enabled with the same instruction that sets up the W Buffer (BUC), or it can be enabled without disturbing the W Buffer (Ioc). Either instruction clears the entire interlace system and then sets the enable flip-flop, Ew. (An underlined term represents the "clock"; the trigger occurs when the "clock" falls to zero volts.)

Clear:

$$Iwc = Eom C9 \overline{C10} \overline{C17} Q2 + Wh + \text{St}$$

Enable Flip-Flop: .

$$sEw = Eom C9 \overline{C10} \overline{C17} \overline{Ew} \underline{Q1}$$

$$rEw = Iwc + \underline{\text{Pot 1}} \underline{Ew}$$

$$\text{Pot 1} = \overline{F1} F2 \overline{F3} \overline{Ts} \overline{O2} O6$$

With Ew set the computer can preset the interlace register with the starting address and the word count for the input or output process. If the word count is to be greater than 1023, the two most significant bits of the word count register must be preset. This must be done after the system is enabled and before the POT instruction is executed. An Ioc instruction, without bit 9, is given.

$$sIwb = Iwc$$

$$rIwb = Ioc C22 Ew$$

$$sIwa = Iwc$$

$$rIwa = Ioc C23 Ew$$

Note that these two most significant bits of the word count are set by the "clear" pulse and will remain set unless the Ioc instruction resets them. The flip-flops in the rest of the word counter register (Iw0 through Iw9) are reset by the clear pulse and are set by zeros in the C register during the POT instruction. After the POT instruction the word counter register contains the "one's complement" of the desired count. The counter can then count up, not down, and generate the termination signal when all of the flip-flops in the register contain "ones".




FIGURE 37
 INFORMATION FLOW
 INTERLACE OPERATION

The POT instruction sets the interlace counter registers and it also resets Ew and sets Iw.

$$rEw = (\text{Pot } 1) Ew + \dots$$

$$sIw = (\text{Pot } 1) Ew \overline{Iw}$$

Ew furnishes the required "ready" signal for the POT instruction. The Iw and Ew flip-flops inhibit W buffer interrupts and Iw allows the buffer to issue a time-share request signal to the computer whenever the buffer needs memory access. Iw indicates that the interlace is in operation.

$$\text{(Interlace)} \quad Tsw = \overline{Wf} W0 \overline{Wh} \text{ (Iw)}$$

$$\text{(Interrupt)} \quad Ilw = \overline{Wf} W0 \overline{Wh} (En + \text{(En)}) \text{(Ew } \overline{Iw})$$

The POT instruction sets the interlace counters:

$$Iws = (\text{Pot } 2) Ew$$

$$sIw0 = Iws \overline{C0} + \overline{Iw} 1 \overline{Iw0}$$

$$rIw0 = Iwc + \overline{Iw} 1 Iw0$$

etc.

(Iw0 "counts" by the falling of the previous stage Iw1)

The address portion of the interlace register (Iw10 through Iw23) is reset by the clear pulse and is set by "ones" from the C register. It too counts up rather than down.

For example:

$$sIw20 = Iws C20 + \overline{Iw} 21 \overline{Iw} 20$$

$$rIw20 = Iwc + \overline{Iw} 21 Iw20$$

The LSB of both the word counter and the address counter are counted by (Wp Tsm).

$$sIw9 = Iws \overline{C9} + (\overline{Wp} Tsm) \overline{Iw} 9$$


$$rIw9 = Iwc + (\overline{Wp} Tsm) Iw9$$

$$sIw23 = Iws C23 + (\overline{Wp} Tsm) \overline{Iw} 23$$

$$rIw23 = Iwc + (\overline{Wp} Tsm) Iw23$$

When the word count register contains "ones" a signal, Iwf, is generated:

$$Iwf = Iw Iwb Iwa Iw0 Iw1 \dots Iw9$$




* Second EOM is eliminated if not desired to reset lwa or lwb

** Third EOM (to activate buffer) may be combined with first EOM.

← TIME

FIGURE 38
LOADING THE INTERLACE REGISTER



2 Char. /Word

FIGURE 39
 INPUT/OUTPUT TIMING
 TIME-SHARE

2.37




FIGURE 40
INPUT TERMINATION TIMING
TIME-SHARE

If the interlace is controlling an input process ($\overline{W9}$), the Iw flip-flop is reset so that the next time the buffer register is full an I1w interrupt (word ready interrupt) signal will be generated and the interlace register is disengaged.

$$rIw = Iwf \ Iw \ \underline{Q1}$$

If the interlace is controlling outputs, the Iwf signal will reset the W0 flip-flop in the W Buffer just before the last character in the W register is processed to the character register. Signals W0 W5 W6 will then set Wh (except in the case of magnetic tape) after the last character has been clocked to the external device. When Wh is set, the interlace register is cleared as well as the W Buffer.

$$rW0 = \underline{Iwf} \ W9 \ (T5-T0)$$

$$Iwc = Wh \ + \ - \ - \ -$$

When the W Buffer is cleared an I2w interrupt (record complete interrupt) signal is generated by the buffer:

$$I2w = \overline{Wf} \ Wh \ (En + \underline{En})$$

In the case of magnetic tape outputs, W0 is reset by the interlace signal Iwf. This causes the magnetic tape control to stop writing and stop the tape. After the tape has stopped the tape control unit sets Wh, which clears the W Buffer and the interlace register and allows the I2w interrupt.

An interlace system used in conjunction with the Y Buffer is exactly analogous with the W interlace. The two interlace registers are completely independent of one another.

The four interlace signals to the computer, Iw, Iwf and Iy, Iyf, must be grounded if a corresponding interlace register is not tied to the computer. This is done around the front of the interlace connector 25G if no interlace is connected (4 wires), or around the front of the "repeated" interlace connector at 45L if one interlace is connected (2 wires). If two interlace registers are connected, one plugs to the computer and the second plugs to the first (it does not matter which is W or Y). In this case, none of these four wires should be grounded.

PHOTO-READER 1

Photo-reader 1 is enabled by unit code 04.

$$Re = \overline{W9} \ \overline{W10} \ \overline{W11} \ W12 \ \overline{W13} \ \overline{W14} \ \overline{Kf}$$

Note: (For photo-reader 2, $Re = \overline{W9} \ \overline{W10} \ \overline{W11} \ W12 \ \overline{W13} \ W14$ for unit code 05).

The pinch roller driver is energized by Re.

$$Rd = \overline{Rb} = Re + Kff$$

The signal from the sprocket channel amplifier is gated by Re.

$$\overline{Re} \ Sp = \overline{Re} \ Psp$$

DICTIONARY OF BUFFER LOGIC TERMS

Buc	A control term derived from the EOM 0XXXX instruction and sent to the W and Y buffers.
Ecw	The eternal clock pulse used to detect inputs, it is generated by the internal clock in each input or output unit.
En	The enable flip-flop enables interrupts to occur in the computer.
En	The manual enable switch. This allows interrupts to occur.
EOM	The mnemonic code for the instruction which activates the buffer.
Eom	The execution term for an EOM instruction.
Ew	A flip-flop which enables a POT instruction to load the interlace register.
I1 - I14	Inputs to Is1 - Is4
I1w	An interrupt signal, signaling that a WIM or MIW instruction should be executed since the buffer is either full or empty.
I2w	An interrupt signal, signaling that the input or output process should be terminated.
Ioc	Input/output control signal derived from the EOM 1XXXX instruction.
Ipl - Ip4	Interrupt program flip-flops that are true when executing the interrupt subroutine for its respective channel.
Is1 - Is4	Interrupt storage flip-flops.
Iw	A flip-flop which determines if memory interlace is in operation.
Iwc	The term which clears the memory interlace registers.
Iwf	The signal for halting the input or output process when the record counter has been decremented to zero during memory interlace operation.
Iws	The term which sets the memory interlace register from the C register.
Iwb, Iwa, Iw0 - Iw9	The record length counter in the memory interlace register.
Iw10 - 23	The address counter in the memory interlace register.
Iw10 - Iw23	The address lines to memory from the address counter for memory interlace operation.
Kf	The manual fill switch for loading memory from the photo-reader.
Kff	Photo-reader tape feed switch on.
Mtg	The magnetic tape gap signal generated by the tape unit.

\overline{Np}	No input parity, blocks sWe.
Rb	The brake driver signal for the photo-reader.
R1-R6	The six flip-flops which constitute the character buffer (parity excepted).
Rd	The pinch roller drive signal for the photo-reader.
Re	The enable signal for the photo-reader. This signal is enabled by the EOM unit address.
Rp	The parity flip-flop in the character buffer. An "odd" parity system is used.
\overline{Rt}	The term which signals a transfer of interlace information from memory to the interlace register on a POT 0007X instruction.
Sio	An input gate (signal input/output) to the Sks gate (SKIP \overline{M}).
Sp	The sprocket signal for the photo-reader.
\overline{St}	The manual start switch.
Sys	A control signal for system communication derived from the EOM 3XXXX instruction.
Ts	The time-share flip-flop which is on when the buffer has access to memory.
Tsw	The time-share calling signal indicating that the W Buffer desires access to memory.
Wc	The term which clears the unit address register, input/output state, the character counter, and the clock counter. In general, it resets the buffer and prepares it for a new operation.
We	The error flip-flop which will be set, when character parity is incorrect, when magnetic tape parity is incorrect, and when a WIM instruction is executed late. The state of the We flip-flop can optionally be tested for by the input program.
\overline{Wes}	Error signal.
Wes	Inverse of \overline{Wes} ; it sets We.
Wf	The flip-flop which in its false state indicates that the W register is full or empty and in its true state allows the buffer to precess.
Wh	Halt flip-flop in W Buffer.
\overline{Whs}	External halt signal to W Buffer
Whs	Inverse of \overline{Whs} ; it sets Wh.
Wn	The "now" flip-flop on the W register

- W0 The flip-flop which, in general, enables a halt to occur after an input or output process has been initiated and has proceeded to the point that characters are being transferred.
- Wp The flip-flop which designates that the W Buffer is to participate in memory interlace operation.
- Ws The term enabled by an EOM 0X0XX which sets up the W Buffer from the C register.
- Wx The term which allows the W register to be loaded from the C register.
- Ww The "write" flip-flop on the W register.
- W4 The flip-flop which controls the precessing of the data between the character register and the W register.
- W5 The flip-flop which detects that a precess should occur.
- W6 The flip-flop which detects that an input clock is present.
- W7 W8 The flip-flops which constitute the character counter.
- W9 The flip-flop which in its true state designates an output process and in its false state designates an input process.
- W10-W14 The unit address register which designates which I/O unit is to be activated.
- $\overline{Zw1}$ - $\overline{Zw6}$ The 6 inputs to the 6-bit character buffer.
- \overline{Zwp} The external input to the parity flip-flop Rp.

W BUFFER AND INPUT/OUTPUT EQUATIONS

UNIT ADDRESS REGISTER

$$sW14 = W_s C23$$

$$rW14 = W_c$$

$$sW13 = W_s C22$$

$$rW13 = W_c$$

$$sW12 = W_s C21 + \textcircled{Kf}$$

$$rW12 = W_c$$

$$sW11 = W_s C20$$

$$rW11 = W_c$$

$$sW10 = W_s C19 + I_{oc} \overline{C17} \overline{W9} \overline{C19} \overline{C20} \overline{C21} \overline{C22} \overline{C23} (T5-T0) C12$$

$$rW10 = W_c$$

INPUT/OUTPUT

$$sW9 = W_s C18$$

$$rW9 = W_c$$

CHARACTER COUNTER

$$sW8 = W_s C16 + W7 \overline{W8} W4 T0 + W_x T24 W_w \\ + \overline{W7} \overline{W9} W10 W11 \overline{W_h} + \textcircled{St}$$

$$rW8 = W_c (T22 - T17) + W8 W4 T0$$

$$sW7 = Ws C15 + Wx T24 \overline{W4} Wn + \textcircled{St}$$

$$rW7 = Wc (T22 - T17) + W7 \overline{W8} W4 T0$$

CLOCK COUNTER

(Clock Detector)

$$sW6 = \overline{W5} Ecw (T22 - T17)$$

$$rW6 = W5 T0 + Wc$$

(Precess Detector)

$$sW5 = \overline{W5} W6 \overline{Ecw} T0 + Ws C13 C18$$

$$rW5 = W4 T0 + Wc$$

(Precess W)

$$sW4 = W5 Wf T24 + Ws T0 + Wh T24 + \textcircled{St} T0$$

$$rW4 = W4 T0 + W4 T24$$

COMPUTER INTERLOCK

$$sWf = Wc \overline{Wh} + Wx (T5 - T0) \overline{W4}$$

$$rWf = \overline{W8} \overline{W7} W4 (T22 - T17) + Ws W9 + \overline{W9} W10 W11 W0 \textcircled{Mtg} \overline{W7} (T22 - T17)$$

INTERRUPT SIGNALS

$$\textcircled{I1w} = \overline{Wf} W0 \overline{Wh} (En + \textcircled{En}) \quad \textcircled{\overline{Iw}} \quad \textcircled{\overline{Ew}}$$

$$\textcircled{I2w} = \overline{Wf} Wh (En + \textcircled{En})$$

TIME-SHARE CALLING SIGNAL

$$Tsw = \overline{Wf} W0 \overline{Wh} \textcircled{Iw}$$

HALT DETECTOR

$$sWh = Whs T24 + W9 \overline{W11} \overline{W0} W5 \overline{W6} T24 \\ + \overline{W9} \overline{W10} \overline{W11} W12 \overline{W13} (\overline{R1} \overline{R2} \overline{R3} \overline{R4} \overline{R5} \overline{R6} \overline{Rp}) W5 T24$$

$$rWh = Wc$$

ERROR DETECTOR

$$sWe = \overline{W9} W4 \overline{Rp} (T5 - T0) \overline{Wh} \textcircled{Np} + W0 \overline{W6} W5 Ec Tp + Wes$$

$$rWe = Wc \overline{Wh}$$

SINGLE CHARACTER REGISTER

$$sR1 = W4 Wn \overline{Wx} (\overline{Tp} \overline{T24}) + \overline{W9} W6 \overline{W5} Zw1 + W4 Wx C23$$

$$rR1 = W4 \overline{Wn} \overline{Wx} + \overline{W9} \overline{W6} \overline{W5} \overline{W4} + W9 \overline{W4} W5 \overline{W6} + W9 W10 W11 + W4 Wx \overline{C23}$$

$$sR2 = W4 R1 + \overline{W9} W6 \overline{W5} Zw2$$

$$rR2 = W4 \overline{R1} + \overline{W9} \overline{W6} \overline{W5} \overline{W4} + W9 \overline{W4} W5 \overline{W6} + W9 W10 W11$$

$$sR3 = W4 R2 + \overline{W9} W6 \overline{W5} Zw3$$

$$rR3 = W4 \overline{R2} + \overline{W9} \overline{W6} \overline{W5} \overline{W4} + W9 \overline{W4} W5 \overline{W6} + W9 W10 W11$$

$$sR4 = W4 R3 + \overline{W9} W6 \overline{W5} Zw4$$

$$rR4 = W4 \overline{R3} + \overline{W9} \overline{W6} \overline{W5} \overline{W4} + W9 \overline{W4} W5 \overline{W6} + W9 W10 W11$$

$$sR5 = W4 R4 + \overline{W9} W6 \overline{W5} Zw5$$

$$rR5 = W4 \overline{R4} + \overline{W9} \overline{W6} \overline{W5} \overline{W4} + W9 \overline{W4} W5 \overline{W6} + W9 W10 W11$$

$$sR6 = W4 R5 + \overline{W9} W6 \overline{W5} Zw6$$

$$rR6 = W4 \overline{R5} + \overline{W9} \overline{W6} \overline{W5} \overline{W4} + W9 \overline{W4} W5 \overline{W6} + W9 W10 W11$$

$$sRp = \overline{W9} W4 \overline{Rp} Ww (T22 - T17) + W9 W4 \overline{Rp} Wn (T5 - T0) \overline{Wx}$$

$$+ \overline{W9} W6 \overline{W5} Zw_p + W9 W4 (T22 - T17) + W9 W4 \overline{Rp} C23 (T5 - T0) Wx$$

$$rRp = \overline{W9} W4 Rp Ww (T22 - T17) + W9 W4 Rp Wn (T5 - T0) \overline{Wx}$$

$$+ \overline{W9} \overline{W6} \overline{W5} \overline{W4} + W9 \overline{W4} W5 \overline{W6} + W9 W10 W11 + W9 W4 Rp C23 (T5 - T0) Wx$$

LOAD W FROM C

$$Wx = (\overline{01} 03 \overline{04} 05 \overline{06} F1 \overline{F3}) \overline{Ts} + Wp Ts$$

CLOCK SIGNAL

$$Ecw = \overline{\overline{Ecw}}$$

WORD ASSEMBLY REGISTER

$$sWw = W4 R6$$

$$+ W4 Tp W8$$

$$+ W4 T24 W7$$

$$+ (\overline{T24} \overline{Tp}) \overline{W4} Wx C23 + (T24 + Tp) \overline{W4} Wn$$

$$+ \overline{W4} Wn \overline{Wx}$$

$$rWw = (\overline{sWw})$$

$sWn = Ww$ delayed by 24 pulse times

$rWn = \overline{Ww}$ delayed by 24 pulse times

CLEAR AND SET SIGNALS

$$Wc = Buc \overline{C17} (T22 - T17) + Wh \overline{Wf} T0 + \textcircled{St} (T5 - T0)$$

$$Ws = Buc \overline{C17} (T5 - T0)$$

$$W \text{ Buffer Ready} = \overline{W9} \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14}$$

$$WIM \text{ and MIW interlock} = \overline{Wf} (W0 + \overline{W9})$$

HALT INTERLOCK

$$sW0 = \overline{W9} W6 \overline{W8} + Ws W9$$

$$rW0 = Wc + Ioc C12 \overline{C17} \overline{C19} \overline{C20} \overline{C21} \overline{C22} \overline{C23} (T5 - T0) + W9 \textcircled{lwf} (T5 - T0)$$

MAGNETIC TAPE CONTROL SIGNALS

$$\text{Stop Read Interlock} = W0$$

$$\text{Output Character Interlock} = \overline{W5}$$

INTERLACE LOGIC

Clear

$$Iwc = Eom C9 \overline{CI0} \overline{CI7} Q2 + Wh + \textcircled{St}$$

Prepare

$$sEw = Eom C9 \overline{CI0} \overline{CI7} \underline{Q1} \overline{Ew}$$

$$rEw = Iwc + \underline{Pot 1} Ew$$

Load Registers

$$Iws = Pot 2 Ew$$

Interlace

$$sIw = \underline{Pot 1} Ew \overline{Iw}$$

$$rIw = Iwc + Iwf \underline{Q1} Iw$$

Finished

$$Iwf = Iw Iwb Iwa Iwo Iw1 Iw2 Iw3 Iw4 - - - Iw9$$

Ready

$$\textcircled{Rt} = \textcircled{\overline{Ew}}$$

Word Count

$$sIwb = Iwc + \underline{Iwa} \overline{Iwb}$$

$$rIwb = Ioc C22 Ew + \underline{Iwa} Iwb Iw$$

$$sIwa = Iwc + \underline{Iwo} \overline{Iwa}$$

$$rIwa = Ioc C23 Ew + \underline{Iwo} Iwa$$

$$sIwo = Iws \overline{C0} + \underline{Iw1} \overline{Iwo}$$

$$rIwo = Iwc + \underline{Iw1} Iwo$$

|
|
|

$$sIw9 = Iws \overline{C9} + (\underline{Tsm Wp}) \overline{Iw9}$$

$$rIw9 = Iwc + (\underline{Tsm Wp}) Iw9$$

Address

$$sIw10 = Iws C10 + \underline{Iw11} \overline{Iw10}$$

$$rIw10 = Iwc + \underline{Iw11} Iw10$$

$$sIw23 = Iws C23 + (\underline{Tsm Wp}) \overline{Iw23}$$

$$rIw23 = Iwc + (\underline{Tsm Wp}) Iw23$$

PHOTO READER 1

ENABLE SIGNAL

$$R_e = \overline{W_9} \overline{W_{10}} \overline{W_{11}} W_{12} \overline{W_{13}} \overline{W_{14}} \overline{K_f}$$

PINCH ROLLER AND LAMP DRIVERS

$$R_d = \overline{R_b} = R_e + K_{ff}$$

READER SIGNALS

$$\textcircled{Z_{w1}} = \overline{(\text{Ch 6 amp}) R_e}$$

$$\textcircled{Z_{w2}} = \overline{(\text{Ch 5 amp}) R_e}$$

$$\textcircled{Z_{w3}} = \overline{(\text{Ch 4 amp}) R_e}$$

$$\textcircled{Z_{w4}} = \overline{(\text{Ch 3 amp}) R_e}$$

$$\textcircled{Z_{w5}} = \overline{(\text{Ch 2 amp}) R_e}$$

$$\textcircled{Z_{w6}} = \overline{(\text{Ch 1 amp}) R_e}$$

$$\textcircled{Z_{wp}} = \overline{(\text{Ch 7 amp}) R_e}$$

$$\textcircled{E_{cw}} = \overline{(\textcircled{Z_{w1}} + \textcircled{Z_{w2}} + \textcircled{Z_{w3}} + \textcircled{Z_{w4}} + \textcircled{Z_{w5}} + \textcircled{Z_{w6}} + \textcircled{Z_{wp}} + W_0) S_p R_e}$$

BRAKE DRIVER

$$R_b = \overline{R_e} \textcircled{K_{ff}}$$

Y BUFFER OPERATIONS

The Y Buffer is similar to the W Buffer in all respects except for the following:

- (1) Bit C17 defines the Y Buffer in EOM instructions controlling buffer operations (C17 defines the W Buffer).
- (2) Op codes 10 and 30 are used to load and unload the Y Buffer; Op codes 12 and 32 indicate similar operations with the W Buffer.
- (3) Y Buffer interrupts branch the program to different memory locations from the W Buffer.
- (4) $(T_s \overline{Wp})$ causes interlace with Y whereas $(T_s Wp)$ causes interlace with W.
- (5) The Y Buffer may be extended to accommodate up to 24 bits per transmission.

Extending the Y Buffer beyond six bits plus parity requires that the R register be widened to the appropriate character size and the parity be checked and generated by a new circuit.

Rpy is still used to accept the parity bit during input; however during output a new line is used, Rpe. During input the parity check is made just prior to the precession, thus the sYe becomes:

$$\overline{Y_9} \overline{Y_h} \textcircled{Np} \overline{Y_4} Y_5 Rpe$$

Rpe is specially generated and is "true" if the character register (including Rpy) has an even number of "ones".

The equations for Rpy become:

$$\begin{aligned} sRpy &= \overline{Y_9} Y_6 \overline{Y_5} Zyp \\ &+ Y_9 Y_4 (T_{22} - T_{17}) \\ rRpy &= \overline{Y_9} Y_4 Rpy Y_w (T_{22} - T_{17}) \\ &+ Y_9 Y_4 Rpy (T_5 - T_0) \overline{Y_x} \quad \text{(This always resets Rpy on outputs} \\ &\quad \text{when Y Buffer extension is used.)} \\ &+ \overline{Y_9} \overline{Y_6} \overline{Y_5} \overline{Y_4} \\ &+ Y_9 \overline{Y_4} Y_5 \overline{Y_6} \\ &+ Y_9 Y_{10} Y_{11} \\ &+ Y_9 Y_4 Rpy C_{23} (T_5 - T_0) Y_x \end{aligned}$$

The set term of Yw is modified to accept the least significant bit of the R register during precession time.

$$sY_w = Y_4 \text{ (LSB of R) } + \dots$$

The end of block term for the paper tape reader which sets Yh is modified to include two more bits and becomes:

$$sY_h = \overline{Y_9} \overline{Y_{10}} \overline{Y_{11}} Y_{12} \overline{Y_{13}} (\overline{R_{1y}} \overline{R_{2y}} \overline{R_{3y}} \overline{R_{4y}} \overline{R_{5y}} \overline{R_{6y}} \overline{R_{7y}} \overline{R_{8y}}) Y_s T_{24} + \dots$$

Y BUFFER EQUATIONS

UNIT ADDRESS REGISTER

$$sY_{14} = Y_s C_{23}$$

$$rY_{14} = Y_c$$

$$sY_{13} = Y_s C_{22}$$

$$rY_{13} = Y_c$$

$$sY_{12} = Y_s C_{21}$$

$$rY_{12} = Y_c$$

$$sY_{11} = Y_s C_{20}$$

$$rY_{11} = Y_c$$

$$sY_{10} = Y_s C_{19} + I_{oc} C_{17} \overline{Y_9} \overline{C_{19}} \overline{C_{20}} \overline{C_{21}} \overline{C_{22}} \overline{C_{23}} (T_5 - T_0) C_{12}$$

$$rY_{10} = Y_c$$

INPUT/OUTPUT

$$sY_9 = Y_s C_{18}$$

$$rY_9 = Y_c$$

CHARACTER COUNTER

$$sY_8 = Y_s C_{16} + Y_7 \overline{Y_8} Y_4 T_0 + Y_x T_{24} Y_w + \overline{Y_9} \overline{Y_7} Y_{10} Y_{11} \overline{Y_h} + (St)$$

$$rY_8 = Y_c (T_{22}-T_{17}) + Y_8 Y_4 T_0$$

$$sY_7 = Y_s C_{15} + Y_x T_{24} \overline{Y_4} Y_n + (St)$$

$$rY_7 = Y_c (T_{22}-T_{17}) + Y_7 \overline{Y_8} Y_4 T_0$$

CLOCK COUNTER

(Clock Detector)

$$sY6 = \overline{Y5} E_{cy} (T22 - T17)$$

$$rY6 = Y5 T0 + Yc$$

(Precess Detector)

$$sY5 = \overline{Y5} Y6 \overline{E_{cy}} T0 + Ys C13 C18$$

$$rY5 = Y4 T0 + Yc$$

(Precess Y)

$$sY4 = Y5 Yf T24 + Ys T0 + Yh T24 + \textcircled{St} T0$$

$$rY4 = Y4 T0 + Y4 T24$$

COMPUTER INTERLOCK

$$sYf = \overline{Y4} Yx (T5 - T0) + Yc \overline{Yh}$$

$$rYf = \overline{Y8} \overline{Y7} Y4 (T22 - T17) + Ys Y9 + \overline{Y9} Y10 Y11 Y0 \textcircled{MtgY} \overline{Y7} (T22 - T17)$$

INTERRUPT SIGNALS

$$\textcircled{I1y} = \overline{Yf} Y0 \overline{Yh} (E_n + \textcircled{E_n}) \quad \textcircled{\overline{Iy}} \quad \textcircled{\overline{Ey}}$$

$$\textcircled{I2y} = \overline{Yf} Yh (E_n + \textcircled{E_n})$$

TIME-SHARE CALLING SIGNAL

$$Tsy = \overline{Yf} Y0 \overline{Yh} \textcircled{Iy}$$

HALT DETECTOR (See Note)

$$\begin{aligned} sY_h &= Y_h s T_{24} + Y_9 \overline{Y_{11}} \overline{Y_0} Y_5 \overline{Y_6} T_{24} \\ &\quad + \overline{Y_9} \overline{Y_{10}} \overline{Y_{11}} Y_{12} \overline{Y_{13}} (\overline{R_{1Y}} \overline{R_{2y}} \overline{R_{3y}} \overline{R_{4y}} \overline{R_{5y}} \overline{R_{6y}} \overline{R_{py}}) Y_5 T_{24} \\ rY_h &= Y_c \end{aligned}$$

ERROR DETECTOR (See Note)

$$\begin{aligned} sY_e &= \overline{Y_9} Y_4 \overline{R_{py}} (T_5 - T_0) \overline{Y_h} (\overline{N_p}) + Y_0 \overline{Y_6} Y_5 E_{cy} T_p + Y_{es} \\ rY_e &= Y_c \overline{Y_h} \end{aligned}$$

SINGLE CHARACTER REGISTER (See Note)

$$\begin{aligned} sR_{1y} &= Y_4 Y_n \overline{Y_x} (\overline{T_p} \overline{T_{24}}) + \overline{Y_9} Y_6 \overline{Y_5} Z_{y1} + Y_4 Y_x C_{23} \\ rR_{1y} &= Y_4 \overline{Y_n} \overline{Y_x} + \overline{Y_9} \overline{Y_6} \overline{Y_5} \overline{Y_4} + Y_9 \overline{Y_4} Y_5 \overline{Y_6} + Y_9 Y_{10} Y_{11} \\ &\quad + Y_4 Y_x \overline{C_{23}} \\ sR_{2y} &= Y_4 R_{1y} + \overline{Y_9} Y_6 \overline{Y_5} Z_{y2} \\ rR_{2y} &= Y_4 \overline{R_{1y}} + \overline{Y_9} \overline{Y_6} \overline{Y_5} \overline{Y_4} + Y_9 \overline{Y_4} Y_5 \overline{Y_6} + Y_9 Y_{10} Y_{11} \\ sR_{3y} &= Y_4 R_{2y} + \overline{Y_9} Y_6 \overline{Y_5} Z_{y3} \\ rR_{3y} &= Y_4 \overline{R_{2y}} + \overline{Y_9} \overline{Y_6} \overline{Y_5} \overline{Y_4} + Y_9 \overline{Y_4} Y_5 \overline{Y_6} + Y_9 Y_{10} Y_{11} \\ sR_{4y} &= Y_4 R_{3y} + \overline{Y_9} Y_6 \overline{Y_5} Z_{y4} \\ rR_{4y} &= Y_4 \overline{R_{3y}} + \overline{Y_9} \overline{Y_6} \overline{Y_5} \overline{Y_4} + Y_9 \overline{Y_4} Y_5 \overline{Y_6} + Y_9 Y_{10} Y_{11} \end{aligned}$$

$$sR5y = Y4 R4y + \overline{Y9} Y6 \overline{Y5} Zy5$$

$$rR5y = Y4 \overline{R4y} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4} + Y9 \overline{Y4} Y5 \overline{Y6} + Y9 Y10 Y11$$

$$sR6y = Y4 R5y + \overline{Y9} Y6 \overline{Y5} Zy6$$

$$rR6y = Y4 \overline{R5y} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4} + Y9 \overline{Y4} Y5 \overline{Y6} + Y9 Y10 Y11$$

$$sRpy = \overline{Y9} Y4 \overline{Rpy} Yw (T22 - T17) + Y9 Y4 \overline{Rpy} Yn (T5 - T0) \overline{Yx}$$

$$+ \overline{Y9} Y6 \overline{Y5} Zyp + Y9 Y4 (T22 - T17) + Y9 Y4 \overline{Rpy} C23 (T5 - T0) Yx$$

$$rRpy = \overline{Y9} Y4 Rpy Yw (T22 - T17) + Y9 Y4 Rpy Yn (T5 - T0) \overline{Yx}$$

$$+ \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4} + Y9 \overline{Y4} Y5 \overline{Y6} + Y9 Y10 Y11 + Y9 Y4 Rpy C23 (T5 - T0) Yx$$

LOAD Y FROM C (from computer)

$$Yx = (\overline{01} 03 \overline{04} \overline{05} \overline{06} F1 \overline{F3}) \overline{Ts} + \overline{Wp} Ts$$

CLOCK SIGNAL

$$Ecy = \overline{\textcircled{Ecy}}$$

WORD ASSEMBLY REGISTER (See Note)

$$sYw = Y4 \text{ (R6y)} + Y4 T_p Y8 + Y4 T_{24} Y7 + (\overline{T_{24}} \overline{T_p}) \overline{Y4} Yx C_{23} \\ + (T_{24} + T_p) \overline{Y4} Yn + \overline{Y4} Yn \overline{Yx}$$

$$rYw = (\overline{sYw})$$

sYn = Yw delayed by 24 pulse times

rYn = \overline{Yw} delayed by 24 pulse times

CLEAR AND SET SIGNALS

$$Yc = Buc C_{17} (T_{22} - T_{17}) + Yh \overline{Yf} T_0 + \text{(St)} (T_5 - T_0)$$

$$Ys = Buc C_{17} (T_5 - T_0)$$

$$Y \text{ Buffer Ready} = \overline{Y9} \overline{Y10} \overline{Y11} \overline{Y12} \overline{Y13} \overline{Y14}$$

$$YIM \text{ and } MIY \text{ interlock} = \overline{Yf} (Y_0 + \overline{Y9})$$

HALT INTERLOCK

$$sY_0 = \overline{Y9} Y_6 \overline{Y8} + Ys Y_9$$

$$rY_0 = Yc + Ioc C_{12} C_{17} \overline{C_{19}} C_{20} C_{21} C_{22} \overline{C_{23}} (T_5 - T_0) + Y_9 \text{ (Iyf)} (T_5 - T_0)$$

MAGNETIC TAPE CONTROL SIGNALS

Stop Read Interlock = Y0

Output Character Interlock = $\overline{Y5}$

Y BUFFER EXTENSION

NOTE: When the Y Buffer extension is used the following modifications are required in the Y Buffer Logic.

$$(1) \text{ sYh} = \text{Yhs T24} \\ + \text{Y9 } \overline{\text{Y11}} \overline{\text{Y0}} \text{Y5 } \overline{\text{Y6}} \text{T24} \\ + \overline{\text{Y9}} \overline{\text{Y10}} \overline{\text{Y11}} \text{Y12 } \overline{\text{Y13}} (\overline{\text{R1y}} \overline{\text{R2y}} \overline{\text{R3y}} \overline{\text{R4y}} \overline{\text{R5y}} \overline{\text{R6y}} \overline{\text{R7y}} \overline{\text{R8y}} \overline{\text{Rpy}}) \text{Y5 T24}$$

$$(2) \text{ sYe} = \overline{\text{Y9}} \overline{\text{Yh}} (\text{Np}) \overline{\text{Y4}} \text{Y5 Rpe} \\ + \text{Y0 } \overline{\text{Y6}} \text{Y5 Ecy Tp} \\ + \text{Yes}$$

$$(3) \text{ sRpy} = \overline{\text{Y9}} \text{Y6 } \overline{\text{Y5}} \text{Zyp} \\ + \text{Y4 Y9 (T22 - T17)}$$

$$\text{rRpy} = \overline{\text{Y9}} \text{Y4 Rpy Yw (T22 - T17)} \\ + \text{Y9 Y4 Rpy (T5 - T0) } \overline{\text{Yx}} \\ + \overline{\text{Y9}} \overline{\text{Y6}} \overline{\text{Y5}} \overline{\text{Y4}} \\ + \text{Y9 } \overline{\text{Y4}} \text{Y5 } \overline{\text{Y6}} \\ + \text{Y9 Y10 Y11} \\ + \text{Y9 Y4 Rpy C23 (T5 - T0) Yx}$$

$$(4) \text{ sYw} = \text{Y4 (Least significant bit of R register)} \\ + \text{Y4 Tp Y8} \\ + \text{Y4 T24 Y7} \\ + (\overline{\text{T24}} \overline{\text{Tp}}) \overline{\text{Y4}} \text{Yx C23} \\ + (\text{T24} + \text{Tp}) \overline{\text{Y4}} \text{Yn} \\ + \overline{\text{Y4}} \text{Yn } \overline{\text{Yx}}$$

Reset R Register

$$RRy = \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4} + Y9 \overline{Y4} Y5 \overline{Y6} + Y9 Y10 Y11$$

Enable R Register

$$ERy = \overline{Y9} Y6 \overline{Y5}$$

Parity

Rpe = Even number of ones in information bits.

R Register

$$sR7y = Y4 R6y + ERy Zy7$$

$$rR7y = Y4 \overline{R6y} + RRy$$

$$sR24y = Y4 R23y + ERy Zy24$$

$$rR24y = Y4 \overline{R23y} + RRy$$

SECTION III

MAGNETIC CORE MEMORY

NOTE: This section applies only to core memory units that use QK53 and HK55 type modules.


INTRODUCTION

This section explains the logical and electronic operation of the core memory in detail. Layout, wiring information, and additional circuitry information are contained in a separate manual.

The reader should be familiar with Memory Control, Page 1.39, in Section 1 of this manual.

The computer uses a parallel, random access, coincident current, magnetic core memory for permanent storage of all internal data and instructions.

Each individual bit in each data or instruction word is stored in an individual magnetic element called a core. These ferrite cores are the basic storage elements and are capable of representing one of two logical states, i. e., one-zero, true-false. The ferrite cores are physically arranged as the points of a three-dimensional coordinate system; the X and Y coordinates of a specific core represent the address of the word of which that core is a member; the Z coordinate determines which bit of the word the core represents. Thus, a single column of cores (i. e., all cores with the same X and Y coordinates) represents a single word. Through all of the cores on each Z level or digit plane there are two wires used for the reading and writing of information. Below is an example of selecting word number 12_8 .






FIGURE 41.
 BLOCK DIAGRAM
 MAGNETIC CORE MEMORY

The Z coordinate wires are used for parallel detection of information or for indirectly writing information. The block diagram of the magnetic core memory shows the parallel outputs of the S (address) register being decoded into X and Y coordinate signals. To reduce the complexity and number of components in the address system, the X and Y coordinates are sub-divided into X, \bar{X} , Y, and \bar{Y} . These decoded address signals correspondingly drive current driver circuits whose output lines pass through the cores on the X and Y coordinates.

The 25 (25 bits per word) Z coordinate windings (hereafter called sense windings) are fed to 25 sense or detection amplifiers which detect the state of the cores in the specific word being addressed; and this information is fed in parallel to the M (memory) register for later transfer to the C register.

Note that although the sense windings pass through all cores in a specific plane, only the state of the addressed core will be detected, due to the required coincidence of the X and Y coordinates.

When writing into memory from the M register, the outputs of the \bar{M} side of the M flip-flops drive 25 Z drivers that correspondingly drive a second set of Z windings, which are used to inhibit the insertion of "ones" in the respective cores requiring "zeros". The reasons for this technique will be explained later.

The reading of information from a core memory of this type is destructive in that all of the cores in the addressed word are left in a "zero" state; therefore, the information read into the M register must be regenerated (written back) into the same address position before proceeding. When regenerating or writing into a word position, the X and Y coordinates will attempt to set all cores at the coincidence points to the "one" state. Note that previously they have all been reset to the zero state by a reading process. The inhibit or Z windings will therefore inhibit the setting of cores requiring zeros, and the correct information is written into the word location. The process of reading and then immediately regenerating is called a memory cycle and takes 6 microseconds to completely execute.

MAGNETIC CORE STORAGE THEORY

The elementary storage element, the ferrite core, whose principal characteristic is a rectangular, hysteresis loop, is shown in Figure 42. H is the magnetizing force (proportional to the applied current) applied to the core, and B is the magnetic flux (proportional to the magnetic permeability of the material) produced in the core by the force H . If the force H_t is applied to the core, the flux density in the "one" direction will increase to Φ_m , which represents maximum flux density or saturation. When the magnetizing force H_t is removed, the flux density will decrease to the Φ_r value, which represents the remanent or residual flux density that (for a constant Φ_m) is proportional to the retentivity or remanence of the material. The core is now said to be in the "one" state.




Figure 42 Hysteresis Loop

If the magnetizing force is applied in the opposite direction $-H_t$ (reverse the current), the remanent flux density Φ_r' will be $-B_1$ and the core will be in the "zero" state. Note that although the Φ_r' value approximately equals the previous residual flux density value, the direction of the flux has completely reversed.

The designations of "zero" and "one" for a magnetic core are completely arbitrary and are only in relationship to the polarities of the applied signals, sense, and inhibit windings.

The high squareness ratio (H_k/H_t) of the hysteresis loop makes it possible to apply magnetizing forces which are less than that required to saturate the core in either direction, without materially changing the value of the magnetic flux density of the core. An abrupt reversal of the flux direction will take place when the magnetizing force exceeds a critical value. The reversal of the magnetic flux direction switches the core to the complement of its present state. The core will stay indefinitely in

either state until switched back by a sufficient electromotive force applied in the opposite direction to the force which set it initially.


The critical values, the knee, and the squareness ratio, permit the coincident-current type of operation which required the coincidence of two partial magnetizing

forces, $\frac{Ht}{2}$ or $\frac{-Ht}{2}$, each of which alone is less than the magnetizing force required to drive the core past the knee (point H_k) of the curve of the hysteresis loop shown in Figure 42. The two partial magnetizing forces, acting simultaneously, are sufficient to change the state of the core. The two partial magnetizing forces are supplied by two drive half-currents applied along X and Y drive lines, respectively. The switching action of the coincident partial magnetizing forces can be prevented by the application of an inhibit current whose value is equal, but whose direction is opposite, to either one of the write drive half-currents. The resulting inhibit magnetizing force cancels the effect of one of the partial magnetizing forces and prevents the core from switching to the other of its two stable states.


The state of a core at a given moment can be determined by the application of read drive current in the direction that would switch the core to the zero state. If the core is already in the zero state, the read drive current will drive it minutely into saturation, but no flux reversal will take place, and only a small amount of flux variation will result. If on the other hand, the core is in the "one" state, it will be switched to the "zero" state by the read drive current, the direction of the magnetic flux will be reversed, and the relative flux variation will be very large. In both cases the flux variations will appear in the form of a voltage induced in a sense winding. If the flux density is varied with time at a rate $d\phi/dt$, then, according to Faraday's law, a voltage V is induced across the windings of magnitude:

$$V = -N \frac{d\phi}{dt}$$

where N equals the number of turns, which in this case, would be one. The signal voltage pulse shown below permits the determination of the state that the core was in before the application of the read drive current. All magnetic cores in a matrix are linked by the X and Y drive lines, the inhibit winding, and the sense winding as shown below:



Each selected X and Y drive line carries a drive half-current that applies a partial magnetizing force to all magnetic cores linked by those lines. The core located at the intersection of the selected drive lines will receive the sum of the two partial magnetizing forces, which will be sufficient to produce the magnetic flux reversal and change the state of the core.



The X and Y drive lines are connected to the X and Y decoders and traverse all digit planes in series. During the read operation, the direction of the drive current in the matrix is such that the core at the selected address would be switched to zero. As explained above, the cores that are in the one state will produce voltage pulses in the sense winding while those that are in the zero state will produce virtually no signal. Each matrix or digit plane has its own individual sense winding, which will thus read the bit stored in that digit plane at the selected address. When the information is being written into the matrix, write or restore drive half-currents are applied to the selected X and Y drive lines in the direction opposite to that of the read drive currents, so that the core at the drive lines intersection would be switched to the one state. However, in the case of matrices in which a zero has been written, an inhibit current is applied through the inhibit winding that is individual for each matrix. The inhibit current is approximately of the same magnitude as an X or Y drive current and will prevent the core located at the intersection of the selected X and Y drive lines from being switched to one; a zero bit will remain stored in that matrix at the selected address. Each inhibit winding intersects all cores on a given digit plane.

BASIC OPERATION

ADDRESSING

The 14 outputs of the S register (address register) are gated into 14 address lines designated L1 through L14 as shown below:

$$\begin{aligned} \overline{L1} &= S1 \overline{Tsm} + \textcircled{Iw10} (Tsm \overline{Wp}) + \textcircled{Iy10} (Tsm \overline{Wp}) \\ &\vdots \\ \overline{L14} &= S14 \overline{Tsm} + \textcircled{Iw23} (Tsm \overline{Wp}) + \textcircled{Iy23} (Tsm \overline{Wp}) \\ L1 &= \overline{\overline{L1}} \\ &\vdots \\ L14 &= \overline{\overline{L14}} \end{aligned}$$

Note that the address lines from the buffer interlace system enter at this point.

The 14 address lines are decoded into the X and Y coordinates according to the following chart:

2^{13}	2^{12}	2^{11}	2^{10}	2^9	2^8	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0
S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	S13	S14
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12	L13	L14
		Y Coordinate						X Coordinate					
		Y			\overline{Y}			X			\overline{X}		


The X and Y coordinates each represent 6 bits or two octal digits. These coordinates are divided into \overline{X} , X, \overline{Y} , and Y, each of which consist of a single octal digit that can be decoded into 8 specific configurations.

The L1 and L2 positions, hereafter referred to as 2^{13} and 2^{12} , are used to define which 4096-word memory stack is being addressed.

- $2^{\overline{13}} 2^{\overline{12}}$ = stack one, locations 0(0) to 07777 (4095)
- $2^{\overline{13}} 2^{12}$ = stack two, locations 10000 (4096) to 17777 (8191)
- $2^{13} 2^{\overline{12}}$ = stack three, locations 20000 (8192) to 27777 (12287)
- $2^{13} 2^{12}$ = stack four, locations 30000 (12288) to 37777 (16383)

Four decoders are thus required and are shown in Figure 43. The decoding function for a single octal digit is performed by an individual circuit module designated QK52, which has one output for each of the eight possible states.

The current path for an X or Y drive line originates at a solid state circuit which acts as a current source and will be called a "switch." The current path terminates in a solid state circuit which acts as a current sink and will be called a "sink." Any X or Y drive line requires two switches and two sinks, as the current must be reversible between the read and write operations.




The combination of $8 \overline{X}$ sw-sink pairs and $8 X$ sw-sink pairs provides selection of one of 64 X coordinate drive lines, and in a similar manner the 6 bits representing the Y coordinate selects one of 64 Y drive lines. The 4096 intersections of the 64 X drive lines and 64 Y drive lines provide selection of 4096 core storage locations.


Due to the requirement that the X and Y drive currents must reverse between the read phase and the write phase, two separate signals will be required to determine the direction of the drive current. These signals are designated R_w and W_r .

$$R_w = M_g \overline{Q_2}$$

$$W_r = (M_g Q_2) (M_{dt} + Q_1)$$

Due to the fact that the cores alternate in their relative positions to the physical drive lines, the current must pass in the opposite direction for all even-numbered drive lines with respect to all odd-numbered drive lines. To implement this, the external connections on even-numbered lines are reversed as shown below:





3.11

Figure 43. Memory Block Diagram




Figure 44. Operation of Address 3037

Figure 44 shows the selection of address 3037 and the control of the direction of the X and Y drive currents by the above-described Rw and Wr terms.

Figure 43 shows the overall structure of an individual 4096-word core stack with the circuit module types and numbers designated. These modules are listed and briefly described below:

<u>Module</u>	<u>Quantity</u>	<u>Function</u>
QK52	4	Decoding of an octal character for address selection.
QK53	4	8 sw-sink combinations for driving the selected line.
HK52	3	Z coordinate, inhibit drivers.
HK59	5	Sense Amplifier.
HK51	2	Discriminator, detects the digital information from the amplifier.
SK58	1	Current regulator, gates and supplies the current to the sinks and switches.
HK55	2	Control, generates and distributes the inhibit terms for 2^{12} and 2^{13} and also distributes the current direction selection terms Wr and Rw.
SK53	1	Voltage Regulator, generates the + 12 voltage for the inhibit lines and the current regulator.
SK57	1	Operates in parallel with the SK53.

Figure 46 shows the core stack in detail. Note that this is approximately a one-sixteenth model in that one-sixteenth the actual number of cores in a single digit plane are shown. It is suggested that the reader trace the directions of current flow, for both the read and write phases of the memory cycle, for the following addresses:

0070	3760
3037	3747

This diagram also shows the inhibit and sense windings. Note that the inhibit winding passes through all cores in the direction of the Y-axis, and that the sense winding traces diagonally through all cores on the digit plane.

READ CYCLE

At pulse time T10 of the computer cycle, the S (Address) register is cleared by Sc in preparation for receiving a new address. At T9 time, a new address is transferred to the S register, the decoders will immediately decode the new information, and the outputs of the decoders will assume a new configuration. At pulse time T8, the M (Memory) register will be cleared by Mc in preparation for

3.14




Figure 45. Computer Memory Cycle





Figure 46. Memory Digit Plane Diagram

receiving data from memory, and the Mg flip-flop will be set, initiating a new memory cycle. When Mg goes true, this will also qualify the current direction signals Rw and Wy1.

At pulse time T7, the memory read timing signal (Mrt) will be enabled for a duration of 8 pulse times. Mrt controls the current regulator circuits which supply the current to all of the switch and sink circuits:



The decoders selected the proper switches and sinks at T7 time, and current is supplied to the drive line by Mrt which, in turn, activates the current regulator.

During the read cycle, all of the X and Y drive line half-currents are applied in a direction which will drive all of the cores in the zero direction. The voltage outputs of the digit planes are sensed by 25 sense amplifiers which feed their respective outputs to 25 discriminator circuits which detect the large signal change; and at T2 time, this information is clocked into the M register by the Ms (strobe) signal.

At Tp time, the Mrt signal is disabled which, in turn, disables the current regulator, and no more current is supplied to the X and Y drive line paths.

WRITE CYCLE

The write cycle consists of regenerating the present contents of M into the address from which it was just read, or of inserting new information into the M register at T24 time for storage into the address that was just read.

In either case, the contents of the S (address) register will not change, as the address must be the same; therefore, the output configuration of the decoders will remain as they were during the read cycle.

At pulse time T21, the Mdt (memory digit timing) signal is enabled. The Mdt signal enables the Z (inhibit) drivers whose inputs are qualified by the Mn signal. The current for the Z drivers is not supplied by the current regulator modules, but by the voltage regulator so that inhibit current will flow from T21 until T8.

At T18 time, the Mwt (memory write timing) signal will be enabled which, in turn, will enable the current regulator to supply current to the sinks and switches in a fashion similar to Mrt. Note that during the write phase the address selection is the same, but the direction of all drive line half-currents is reversed due to Wr and Wy2 now being enabled.

Voltages will be generated on the sense lines during the write cycle due to the write

drive currents setting cores to the one position and will be generated from the inhibit currents, but these voltages are not strobed by Ms and are always ignored.

At T12 time, the Mwt signal is disabled and the X and Y drive current sources are inhibited.

MEMORY EXPANSION

The memory of the computer can be expanded to contain 4 core stacks of 4096 words each. Figure 47 shows the addressing system used when expanding the memory to other configurations.




Figure 47. Block Diagram - Memory Expansion

MODULE OPERATION

DECODER

The decoder module, designated QK52, produces an output signal (+) on one of eight output lines to represent one of eight possible input configurations. Both the true and false sides of the three bits to be decoded ($2^n 2^{n+1} 2^{n+2}$) are supplied to the module.

The decoding is performed by a series of negative "AND" gates such that the inverted output will be the correct result. The eight output lines feed to one or more sets of 8 sw-sink modules (depending upon the size of memory) and will act as the enabling address terms.

SELECTOR CONTROL

The selector control module, designated HK55, generates the current direction control terms, the stack selection control terms, and the stack selection terms, for the inhibit drivers.

Two HK55 modules are connected together to generate the required complement of control terms. On the first HK55, two current direction terms are generated from W_r . These are W_{x1} and W_{y1} . On the second HK55, two similar terms, W_{x2} and W_{y2} , are generated from R_w . These four current direction control terms are fed to the four sw-sink modules.

The two most significant computer address terms L_1 and L_2 are used to generate four stack selection terms E_0 , E_1 , E_2 , and E_3 . These stack selection terms are coded with M_{dt} (inhibit or digit timing) to generate four inhibit control signals, designated D_1 , D_2 , D_3 , and D_4 . The stack selection signals E_0 , E_1 , E_2 , and E_3 are also used to enable the sw-sink modules in each of the four stacks.


XY SELECTOR

The XY Selector modules designated QK53 contain eight sets of switch-sink circuits for selecting the proper X or Y drive line.


The eight address signals from the respective decoder module are connected to pins 39, 37, 33, 30, 24, 20, 14, and 11, respectively. If the specific address input signal is true (ANDed with the stack zero signal E_0), it will enable the switch-sink pair to conduct current when directed by the R_w and W_r signals.

The switch circuit gates the drive current onto the appropriate XY drive line where the current passes through a sink circuit to return to the current regulator.

When the current direction control signals invert (between read and write), the mating sink circuit will be enabled and will receive current from the same XY drive line.




QK 52



HK 55

Figure 48. Decoder and Selector Control Logic



QK 53

Figure 49. X-Y Selector

CURRENT REGULATOR

The current regulator module, designated SK58, contains three basic circuits, a voltage regulator, and two gated current stabilizers.

Pins 1, 2, 14, 16, and 18 are inputs to the voltage regulator which, in turn, controls the X and Y current stabilizers.

Pin 1 receives the +12 volt reference signal generated by the outputs of the SK53 and SK57 voltage regulators. This voltage will vary depending upon the amount of inhibit current desired. Pins 2 and 18 receive the +15 volt floating supply signal, which has a +12v. reference point. Pin 14 (control in) is used by the automatic "Start up/shut down" mechanism to inhibit all drive currents when the logical state of the computer is in an ambiguous area. Pin 16 (marginal test) is connected to the Marginal Test switch on the front panel of the computer and is used to increase or decrease the XY drive currents by approximately 6%. Pins 34 and 36 connect the Mrt (memory read timing) and Mwt (memory write timing), respectively. The read timing signal (Mrt) may be delayed and it, in turn, will delay the read current on the Y lines and, consequently, the sense signal.

The Mwt and Mrt signals gate the X and Y current stabilizers. Pins 20 and 22 are the current outputs for the X and Y switch circuits. Pins 9 and 10 are the current returns for the sink circuits. There is a potentiometer adjustment on the SK58 for varying the amount of XY drive current. This current is nominally about 500 ma, but should be adjusted according to the individual characteristics of each unit.

VOLTAGE REGULATOR

The voltage regulator, designated SK53, generates a constant voltage of approximately + 12 v from the + 18 volt line from the power supply. The + 12 v output supplies the inhibit lines and serves as a reference signal to the current regulator module.

The SK57 voltage regulator module operates in parallel with the SK53 and receives its V_R control signal from the SK53. The threshold potentiometer on the SK57 is nominally set between 6 and 6.5 v, but is optimally adjusted according to the amount of noise on the sense lines. There is a potentiometer adjustment on the SK53 that determines the magnitude of the + 12 output which, in turn, determines the amount of current that will flow through the inhibit (Z) windings. This is nominally about 200 ma, but should be adjusted according to individual stack characteristics.

Z DRIVER

The Z driver, designated HK52, drives the inhibit winding during the write cycle. The false output of the respective stage of the M (Memory) register is connected to the input. Depending upon the stack number, the input gate will be enabled by one of the stack selection digit signals D1, D2, D3, or D4.

During Mdt time, current will now flow through the inhibit winding.

SENSE AMPLIFIER

The sense amplifier module, designated HK59, is composed of five basic sense amplifiers. The sense amplifier is basically a two-stage, balanced amplifier with




Figure 50. Voltage Regulator and Current Regulator

3.26




Figure 51. Z-Driver




Figure 52. Sense Amplifier and Discriminator Logic

rectified output. The output of the sense amplifier is fed to a discriminator.

DISCRIMINATOR

The discriminator module, designated HK51, contains 13 separate, single-stage, inverter circuits whose inputs are biased to discriminate against the noise content of the signal from the sense amplifier.